Nanotechnology enables a new memory growth model
暂无分享,去创建一个
[1] H.S. Kim,et al. A novel robust TiN/AHO/TiN capacitor and CoSi/sub 2/ cell pad structure for 70nm stand-alone and embedded DRAM technology and beyond , 2002, Digest. International Electron Devices Meeting,.
[2] Jong-Wook Park,et al. A 3.3 V 128 Mb multi-level NAND flash memory for mass storage applications , 1996 .
[3] Chang-Gyu Hwang,et al. Semiconductor memories for IT era , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).
[4] D. Kim,et al. The breakthrough in data retention time of DRAM using Recess-Channel-Array Transistor(RCAT) for 88 nm feature size and beyond , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).
[5] Byung-Soon Choi,et al. A 1.8 V 2 Gb NAND flash memory for mass storage applications , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[6] Young-Ho Lim,et al. A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .
[7] Donggun Park,et al. A 2 Gb NAND flash memory with 0.044 /spl mu/m/sup 2/ cell size using 90 nm flash technology , 2002, Digest. International Electron Devices Meeting,.
[8] S.H. Hong,et al. Highly manufacturable 90 nm DRAM technology , 2002, Digest. International Electron Devices Meeting,.