Cross-Abstraction Functional Verification and Performance Analysis of Chip Multiprocessor Designs

This paper introduces the cross-abstraction real-time analysis (Carta) framework for the model-based functional verification and performance estimation of chip multiprocessors (CMPs) utilizing bus matrix (crossbar switch) interconnection networks. We argue that the inherent complexity in CMP designs requires the synergistic use of various models of computation to efficiently manage the tradeoffs between accuracy and complexity. Our approach builds on domain-specific modeling languages (DSMLs) driving an open-source tool-chain that provides a cross-abstraction bridge between the finite-state machine (FSM), discrete-event (DE), and timed automata (TA) models of computation, and utilizes multiple model checkers to analyze formal properties at the cycle-accurate and transaction-level abstractions. The cross-abstraction analysis exploits accuracy for functional verification, and achieves significant speedups for performance estimation with marginal accuracy loss. We demonstrate results on an industrial strength networking CMP design utilizing a bus matrix interconnection network. To the best of our knowledge, the Carta framework is the first model-based tool-chain that utilizes multiple abstractions and model checkers for the comprehensive and formal functional verification, performance estimation, and real-time verification of bus matrix-based CMP designs.

[1]  Tulika Mitra,et al.  Using formal techniques to debug the AMBA system-on-chip bus protocol , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[2]  Edward A. Lee,et al.  Overview of the Ptolemy project , 2001 .

[3]  Sherif Abdelwahed,et al.  Performance estimation of distributed real-time embedded systems by discrete event simulations , 2007, EMSOFT '07.

[4]  Gabor Karsai,et al.  Smart Dust: communicating with a cubic-millimeter computer , 2001 .

[5]  Sudeep Pasricha.  Transaction level modeling of SoC with SystemC 2.0 , 2004 .

[6]  Joseph Sifakis,et al.  Tools and Applications II: The IF Toolset , 2004 .

[7]  Sherif Abdelwahed,et al.  A Conservative Approximation Method for the Verification of Preemptive Scheduling Using Timed Automata , 2009, 2009 15th IEEE Real-Time and Embedded Technology and Applications Symposium.

[8]  Marcel Verhoef,et al.  System architecture evaluation using modular performance analysis: a case study , 2006, International Journal on Software Tools for Technology Transfer.

[9]  Sherif Abdelwahed,et al.  Automatic verification of component-based real-time CORBA applications , 2004, 25th IEEE International Real-Time Systems Symposium.

[10]  Matthew B. Dwyer,et al.  Cadena: an integrated development, analysis, and verification environment for component-based systems , 2003, 25th International Conference on Software Engineering, 2003. Proceedings..

[11]  Nikil D. Dutt,et al.  Formal performance evaluation of AMBA-based system-on-chip designs , 2006, EMSOFT '06.

[12]  Sherif Abdelwahed,et al.  Verifying distributed real-time properties of embedded systems via graph transformations and model checking , 2006, Real-Time Systems.

[13]  Marco Pistore,et al.  NuSMV 2: An OpenSource Tool for Symbolic Model Checking , 2002, CAV.

[14]  César Sánchez,et al.  Reusable models for timing and liveness analysis of middleware for distributed real-time and embedded systems , 2006, EMSOFT '06.

[15]  Thomas F. Melham,et al.  An AMBA-ARM7 Formal Verification Platform , 2003, ICFEM.

[16]  Aniruddha S. Gokhale,et al.  Developing applications using model-driven design environments , 2006, Computer.

[17]  Nikil D. Dutt,et al.  Domain-Specific Modeling of Power Aware Distributed Real-Time Embedded Systems , 2006, SAMOS.

[18]  Nikil D. Dutt,et al.  Fast exploration of bus-based communication architectures at the CCATB abstraction , 2008, TECS.

[19]  Rolf Ernst,et al.  System level performance analysis - the SymTA/S approach , 2005 .

[20]  Carlo Fischione,et al.  System Level Design for Clustered Wireless Sensor Networks , 2007, IEEE Transactions on Industrial Informatics.

[21]  Sherif Abdelwahed,et al.  Model-based analysis of distributed real-time embedded system composition , 2005, EMSOFT.

[22]  Gabor Karsai,et al.  Composing Domain-Specific Design Environments , 2001, Computer.

[23]  Edmund M. Clarke,et al.  Design and Synthesis of Synchronization Skeletons Using Branching-Time Temporal Logic , 1981, Logic of Programs.

[24]  Wolfgang Rosenstiel,et al.  SystemC: methodologies and applications , 2003 .

[25]  Wang Yi,et al.  Timed automata as task models for event-driven systems , 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306).

[26]  Nikil D. Dutt,et al.  BMSYN: Bus Matrix Communication Architecture Synthesis for MPSoC , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[27]  Hasan Amjad.  Verification of AMBA Using a Combination of Model Checking and Theorem Proving , 2006, Electron. Notes Theor. Comput. Sci..

[28]  Joseph Sifakis,et al.  The IF Toolset , 2004, SFM.

[29]  Rolf Ernst,et al.  A Formal Approach to MpSoC Performance Verification , 2003, Computer.