A 3.75Gbps Configurable Continuous Time Linear Equalizer and 3-tap Decision Feedback Equalizer in 65nm CMOS
暂无分享,去创建一个
Yong Fu | Lei Chen | Jian Zhang | Zhiping Wen
[1] Yue Lu,et al. A 66Gb/s 46mW 3-tap decision-feedback equalizer in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[2] Fu Xing-hua. The Structure Design of MOS Current Mode Logic Adder , 2013 .
[3] Jin Liu,et al. Equalization in high-speed communication systems , 2004 .
[4] Qingsheng Hu,et al. A 6.25Gb/s Decision Feedback Equalizer in 0.18¥im CMOS Technology for High-Speed SerDes , 2011, 2011 7th International Conference on Wireless Communications, Networking and Mobile Computing.
[5] Samuel Palermo,et al. 2.5 A 0.25pJ/b 0.7V 16Gb/s 3-tap decision-feedback equalizer in 65nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[6] A.V. Rylyakov,et al. Power-Efficient Decision-Feedback Equalizers for Multi-Gb/s CMOS Serial Links , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.
[7] Meisam Honarvar Nazari,et al. A 15Gb/s 0.5mW/Gb/s 2-tap DFE receiver with far-end crosstalk cancellation , 2011, 2011 IEEE International Solid-State Circuits Conference.