Postsilicon Trace Signal Selection Using Machine Learning Techniques

A key problem in postsilicon validation is to identify a small set of traceable signals that are effective for debug during silicon execution. Structural analysis used by traditional signal selection techniques leads to a poor restoration quality. In contrast, simulation-based selection techniques provide superior restorability but incur significant computation overhead. In this paper, we propose an efficient signal selection technique using machine learning to take advantage of simulation-based signal selection while significantly reducing the simulation overhead. The basic idea is to train a machine learning framework with a few simulation runs and utilize its effective prediction capability (instead of expensive simulation) to identify beneficial trace signals. Specifically, our approach uses: 1) bounded mock simulations to generate training vectors for the machine learning technique and 2) a compound search-space exploration approach to identify the most profitable signals. Experimental results indicate that our approach can improve restorability by up to 143.1% (29.2% on average) while maintaining or improving runtime compared with the state-of-the-art signal selection techniques.

[1]  Qiang Xu,et al.  Trace signal selection for visibility enhancement in post-silicon validation , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[2]  Sandip Ray,et al.  Scalable trace signal selection using machine learning , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).

[3]  Priyadarsan Patra,et al.  Efficient combination of trace and scan signals for post silicon validation and debug , 2011, 2011 IEEE International Test Conference.

[4]  Max Kuhn,et al.  The caret Package , 2007 .

[5]  Nicola Nicolici,et al.  Combining scan and trace buffers for enhancing real-time observability in post-silicon debugging , 2010, 2010 15th IEEE European Test Symposium.

[6]  Nicola Nicolici,et al.  Algorithms for State Restoration and Trace-Signal Selection for Data Acquisition in Silicon Debug , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Valeria Bertacco,et al.  Simulation-based signal selection for state restoration in silicon debug , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[8]  Azadeh Davoodi,et al.  A hybrid approach for fast and accurate trace signal selection for post-silicon debug , 2013, DATE 2013.

[9]  Alan J. Hu,et al.  Bridging pre-silicon verification and post-silicon validation , 2010, Design Automation Conference.

[10]  Sandip Ray,et al.  Connecting pre-silicon and post-silicon verification , 2009, 2009 Formal Methods in Computer-Aided Design.

[11]  Sandip Kundu,et al.  On-Chip Support for NoC-Based SoC Debugging , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Chih-Jen Lin,et al.  LIBSVM: A library for support vector machines , 2011, TIST.

[13]  Kamran Rahmani,et al.  Efficient Selection of Trace and Scan Signals for Post-Silicon Debug , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Prabhat Mishra,et al.  RATS: Restoration-Aware Trace Signal Selection for Post-Silicon Validation , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.