Hybrid energy-aware reconfiguration management on Xilinx Zynq SoCs
暂无分享,去创建一个
[1] Kizheppatt Vipin,et al. ZyCAP: Efficient Partial Reconfiguration Management on the Xilinx Zynq , 2014, IEEE Embedded Systems Letters.
[2] Mohammad Hosseinabady,et al. Energy Optimization in Commercial FPGAs with Voltage, Frequency and Logic Scaling , 2016, IEEE Transactions on Computers.
[3] Mohammad Hosseinabady,et al. Run-time power gating in hybrid ARM-FPGA devices , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).
[4] Jürgen Teich,et al. The Erlangen Slot Machine: a highly flexible FPGA-based reconfigurable platform , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).
[5] Jean-Luc Gaudiot,et al. On energy efficiency of reconfigurable systems with run-time partial reconfiguration , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.
[6] Walter Stechele,et al. Towards Rapid Dynamic Partial Reconfiguration in Video-Based Driver Assistance Systems , 2010, ARC.
[7] José L. Núñez-Yáñez,et al. Dynamic Reconfiguration Optimisation with Streaming Data Decompression , 2010, 2010 International Conference on Field Programmable Logic and Applications.
[8] Jürgen Teich,et al. Optimal Routing-Conscious Dynamic Placement for Reconfigurable Devices , 2004, FPL.