Design-time formal verification for smart environments: an exploratory perspective