An Efficient VLSI Architecture for Normal I/O Order Pipeline FFT Design

In this paper, an efficient VLSI architecture of a pipeline fast Fourier transform (FFT) processor capable of producing the normal output order sequence is presented. A new FFT design based on the decimated dual-path delay feed-forward data commutator unit by splitting the input stream into two half-word streams is first proposed. The resulting architecture can achieve full hardware efficiency such that the required number of adders can be reduced by half. Next, in order to generate the normal output order sequence, this paper also presents a sequence conversion method by integrating the conversion function into the last-stage data commutator module.

[1]  E. V. Jones,et al.  A pipelined FFT processor for word-sequential data , 1989, IEEE Trans. Acoust. Speech Signal Process..

[2]  Viktor Öwall,et al.  A 2048 complex point FFT processor using a novel data scaling approach , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[3]  C. Joanblanq,et al.  A fast single-chip implementation of 8192 complex point FFT , 1995 .

[4]  Nam Ik Cho,et al.  Design of 2K/4K/8K-point FFT processor based on CORDIC algorithm in OFDM receiver , 2001, 2001 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (IEEE Cat. No.01CH37233).

[5]  Jung-yeol Oh,et al.  Fast Fourier transform processor based on low-power and area-efficient algorithm , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.

[6]  Dong Seog Han,et al.  Sequential design of a 8192 complex point FFT in OFDM receiver , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

[7]  Chein-Wei Jen,et al.  High-speed and low-power split-radix FFT , 2003, IEEE Trans. Signal Process..

[8]  Keshab K. Parhi,et al.  High-Throughput VLSI Architecture for FFT Computation , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[9]  Hannu Tenhunen,et al.  A new VLSI-oriented FFT algorithm and implementation , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[10]  E.E. Swartzlander,et al.  A radix 4 delay commutator for fast Fourier transform processor implementation , 1984, IEEE Journal of Solid-State Circuits.

[11]  Shousheng He,et al.  Designing pipeline FFT processor for OFDM (de)modulation , 1998, 1998 URSI International Symposium on Signals, Systems, and Electronics. Conference Proceedings (Cat. No.98EX167).

[12]  Chua-Chin Wang,et al.  A 2K/8K mode small-area FFT processor for OFDM demodulation of DVB-T receivers , 2005, 2005 Digest of Technical Papers. International Conference on Consumer Electronics, 2005. ICCE..