论文信息 - The LEON3 Processor

The LEON3 Processor

This section contains a brief description of the LEON3 SPARC V8 processor implementation developed by Gaisler Research, with an emphasis on information relevant to the derived UTLEON3 microthreaded processor. The LEON3 processor is part of the GRLIB package that is under continuous development; the following description is based on GRLIB Version 1.0.17. The description provided in this section is organized in a top-down manner, starting with a view of the whole IP library GRLIB and going down to the LEON3 integer pipeline.

Roman Bartosiński | Martin Daněk | Leoš Kafka | Lukáš Kohout | Jaroslav Sýkora

[1] Chris R. Jesshope. muTC - An Intermediate Language for Programming Chip Multiprocessors , 2006, Asia-Pacific Computer Systems Architecture Conference.

[2] Arvind,et al. Executing a Program on the MIT Tagged-Token Dataflow Architecture , 1990, IEEE Trans. Computers.

[3] Kunle Olukotun,et al. Niagara: a 32-way multithreaded Sparc processor , 2005, IEEE Micro.

[4] David E. Culler,et al. Analysis of multithreaded architectures for parallel computing , 1990, SPAA '90.

[5] Jeffrey Su,et al. A dual-core 64-bit ultraSPARC microprocessor for dense server applications , 2004, IEEE Journal of Solid-State Circuits.

[6] Kevin D. Kissell,et al. MIPS MT: A Multithreaded RISC Architecture for Embedded Real-Time Processing , 2008, HiPEAC.

[7] William E. Weihl,et al. Register relocation: flexible contexts for multithreading , 1993, ISCA '93.

[8] Theo Ungerer,et al. A survey of processors with explicit multithreading , 2003, CSUR.

[9] Chris R. Jesshope,et al. Micro-threading: a new approach to future RISC , 2000, Proceedings 5th Australasian Computer Architecture Conference. ACAC 2000 (Cat. No.PR00512).

[10] Avi Mendelson,et al. Many-Core vs. Many-Thread Machines: Stay Away From the Valley , 2009, IEEE Computer Architecture Letters.

[11] Chris R. Jesshope. Scalable Instruction-Level Parallelism , 2004, SAMOS.