Using Hypervisor Technology for Safe and Secure Deployment of High-Performance Multicore Platforms in Future Vehicles

Future in-car applications such as autonomous driving call for the use of multicore system-on-chips (SoCs) together with powerful hardware accelerators. Hypervisor technologies offer the opportunity to partition such platforms and efficiently orchestrate the use of the shared hardware accelerators. Moreover, this allows one to consolidate existing and brand new applications in a single platform and thereby preserve past investments. On the other hand, the use of hypervisor-technology also addresses the need for shielding mission-critical software from uncritical software applications co-located on the same platform. Integrating applications with different safety and security needs into a single platform raises manifold design questions. We, at Elektrobit, believe, that a microkernel-based Hypervisor solution can be a mean to establish spatial and temporal isolation of software stacks and therefore is vital for deploying high-performance SoCs, not only inside vehicles, but also in other domains where software systems have to be shielded from another. As part of Elektrobits contribution to the EPI project, a hypervisor demonstration stack with different virtual machines will be deployed on a performance-centric multicore platform. In this paper, we present our system layout and discuss its key design features.

[1]  Lothar Thiele,et al.  Enabling Parametric Feasibility Analysis in real-time calculus driven performance evaluation , 2011, 2011 Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES).

[2]  Wang Yi,et al.  Dynamic budgeting for settling DRAM contention of co-running hard and soft real-time tasks , 2014, Proceedings of the 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014).

[3]  Kai Lampka,et al.  Resolving Contention for Networks-on-Chips: Combining Time-Triggered Application Scheduling with Dynamic Budgeting of Memory Bus Use , 2016, MMB/DFT.

[4]  Jens B. Schmitt,et al.  Achieving Efficiency without Sacrificing Model Accuracy: Network Calculus on Compact Domains , 2016, 2016 IEEE 24th International Symposium on Modeling, Analysis and Simulation of Computer and Telecommunication Systems (MASCOTS).

[5]  Wang Yi,et al.  Improving performance by monitoring while maintaining worst-case guarantees , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Giorgio Buttazzo,et al.  Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications , 1997 .

[7]  Adam Lackorzynski,et al.  Taming subsystems: capabilities as universal resource access control in L4 , 2009, IIES '09.