PowerPC 970 in 130 nm and 90 nm technologies
暂无分享,去创建一个
C. Lichtenau | T. Pfluger | J. Heaslip | P. Sandon | E. Cohen | M. Canada | N.J. Rohrer | M. Ringler | M. Mayfield | P. Kartschoke | J. Allen | P. McCormick | J. Zimmerman | T. Werner | G. Salem | M. Ross | D. Appenzeller | D. Thygesen
[1] S. Narasimha,et al. A high performance 90nm SOI technology with 0.992 /spl mu/m2 6T-SRAM cell , 2002, Digest. International Electron Devices Meeting,.
[2] M. Sherony,et al. Scalability of SOI technology into 0.13 /spl mu/m 1.2 V CMOS generation , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).
[3] Kevin Reick,et al. Power4 System Design for High Reliability , 2002, IEEE Micro.