DRE: A Framework for Early Co-Evaluation of Design Rules, Technology Choices, and Layout Methodologies

Design rules have been the primary contract between technology developers and designers and are likely to remain so to preserve abstractions and productivity. While current approaches for defining design rules are largely unsystematic and empirical in nature, this paper offers a novel framework for early and systematic evaluation of design rules and layout styles in terms of major layout characteristics of area, manufacturability, and variability. The framework essentially creates a virtual standard-cell library and performs the evaluation based on the virtual layouts. Due to the focus on the exploration of rules at an early stage of technology development, we use first-order models of variability and manufacturability (instead of relying on accurate simulation) and layout topology/congestion-based area estimates (instead of explicit and slow layout generation). Such a framework can be used to co-evaluate and cooptimize design rules, patterning technologies, layout methodologies, and library architectures.

[1]  David Blaauw,et al.  Leakage power reduction using stress-enhanced layouts , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[2]  Puneet Gupta,et al.  Single-Mask Double-Patterning Lithography for Reduced Cost and Improved Overlay Control , 2011, IEEE Transactions on Semiconductor Manufacturing.

[3]  Charles M. Fiduccia,et al.  A linear-time heuristic for improving network partitions , 1988, 25 years of DAC.

[4]  John Zimmerman,et al.  EUVL system: moving towards production , 2009, Advanced Lithography.

[5]  Kun Yuan,et al.  ELIAD: Efficient lithography aware detailed router with compact post-OPC printability prediction , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[6]  Andrzej J. Strojwas,et al.  Exploring regular fabrics to optimize the performance-cost trade-off , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[7]  C. Mack,et al.  Seeing double , 2021, Nature Catalysis.

[8]  Lars Liebmann,et al.  Layout impact of resolution enhancement techniques: impediment or opportunity? , 2003, ISPD '03.

[9]  Yu-Chin Hsu,et al.  A fast transistor-chaining algorithm for CMOS cell layout , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Puneet Gupta,et al.  Toward a methodology for manufacturability-driven design rule exploration , 2004, Proceedings. 41st Design Automation Conference, 2004..

[11]  Apo Sezginer,et al.  A rigorous method to determine printability of a target layout , 2007, SPIE Advanced Lithography.

[12]  Israel Koren,et al.  Defect tolerance in VLSI circuits: techniques and yield analysis , 1998, Proc. IEEE.

[13]  S. Liu,et al.  Modeling well edge proximity effect on highly-scaled MOSFETs , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[14]  Andrew B. Kahng,et al.  Fast dual graph-based hotspot detection , 2006, SPIE Photomask Technology.

[15]  Andrew B. Kahng,et al.  Quantified Impacts of Guardband Reduction on Design Process Outcomes , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[16]  Yu Cao,et al.  Design rule optimization of regular layout for leakage reduction in nanoscale design , 2008, 2008 Asia and South Pacific Design Automation Conference.

[17]  Peng Yu,et al.  A Unified Non-Rectangular Device and Circuit Simulation Model for Timing and Power , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[18]  Michael C. Smayling,et al.  Low k1 logic design using gridded design rules , 2008, SPIE Advanced Lithography.

[19]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  R. M. Mattheyses,et al.  A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.

[21]  Puneet Gupta,et al.  Investigation of diffusion rounding for post-lithography analysis , 2008, 2008 Asia and South Pacific Design Automation Conference.

[22]  H. Kuhn.  The Hungarian method for the assignment problem , 1955 .

[23]  Puneet Gupta,et al.  Electrical metrics for lithographic line-end tapering , 2008, Photomask Japan.

[24]  S. Barnola,et al.  Double-patterning requirements for optical lithography and prospects for optical extension without double patterning , 2009 .

[25]  Jie Yang,et al.  Developing DRC plus rules through 2D pattern extraction and clustering techniques , 2009, Advanced Lithography.

[26]  Puneet Gupta,et al.  Electrical Modeling of Lithographic Imperfections , 2010, 2010 23rd International Conference on VLSI Design.

[27]  José Pineda de Gyvez,et al.  Yield modeling and BEOL fundamentals , 2001, SLIP '01.

[28]  A. Balasinski.  Patterning techniques for next generation IC's , 2007, SPIE Micro + Nano Materials, Devices, and Applications.

[29]  Vincent Wiaux,et al.  Double pattern EDA solutions for 32nm HP and beyond , 2007, SPIE Advanced Lithography.

[30]  Steve Prins,et al.  Exploration of complex metal 2D design rules using inverse lithography , 2009, Advanced Lithography.

[31]  Soichi Inoue,et al.  Yield-centric layout optimization with precise quantification of lithographic yield loss , 2008, Photomask Japan.

[32]  Puneet Gupta,et al.  A framework for early and systematic evaluation of design rules , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.

[33]  Lars W. Liebmann,et al.  Simplify to survive: prescriptive layouts ensure profitable scaling to 32nm and beyond , 2009, Advanced Lithography.

[34]  David Z. Pan,et al.  Exploration of VLSI CAD researches for early design rule evaluation , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[35]  Lars W. Liebmann,et al.  High-performance circuit design for the RET-enabled 65-nm technology node , 2004, SPIE Advanced Lithography.

[36]  Kevin Lucas,et al.  32nm design rule and process exploration flow , 2008, Photomask Technology.

[37]  Takeshi Koshiba,et al.  Study of nanoimprint lithography for applications toward 22nm node CMOS devices , 2008, SPIE Advanced Lithography.

[38]  Charles H. Stapper,et al.  Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..

[39]  Wojciech Maly,et al.  Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[40]  Dennis Sylvester,et al.  Layout verification and optimization based on flexible design rules , 2006, SPIE Advanced Lithography.

[41]  Puneet Gupta,et al.  Lithography simulation-based full-chip design analyses , 2006, SPIE Advanced Lithography.

[42]  David Tien,et al.  32nm overlay improvement capabilities , 2008, SPIE Advanced Lithography.

[43]  Zachary Baum,et al.  32 nm logic patterning options with immersion lithography , 2008, SPIE Advanced Lithography.

[44]  Yu Cao,et al.  Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[45]  Puneet Gupta,et al.  Single-mask double-patterning lithography , 2009, Photomask Technology.