Switched capacitors doubler and triplers are used to step-up dc voltage. They are readily integrable which makes them a good choice for numerous applications. Their power conversion efficiency is limited due to switch drops, parasitic capacitances and resistances. However their efficiency is also inherently limited by the circuit topology. This paper provides an upper bound for the power conversion efficiency of a doubler assuming ideal components. This analysis also provides design guidelines, in terms of capacitor size and switching frequency, for meeting efficiency and ripple goals. An alternate circuit topology is examined that does not have this efficiency bound.
[1]
Kiyotaka Imai,et al.
A sub-2.0 V BiCMOS logic circuit with a BiCMOS charge pump
,
1996,
IEEE J. Solid State Circuits.
[2]
G. Palumbo,et al.
Double and triple charge pump for power IC: dynamic models which take parasitic effects into account
,
1993
.
[3]
G. Di Cataldo,et al.
Double and triple charge pump design
,
1991,
China., 1991 International Conference on Circuits and Systems.
[4]
W. N. Carr,et al.
Design and analysis of an optical-powered on-chip power supply
,
1989,
Proceedings of the 32nd Midwest Symposium on Circuits and Systems,.