High performance ternary adder using CNTFET

This paper presents two new designs to implement a ternary half adder using Carbon Nanotubes Field Effect Transistors (CNFETs). Ternary logic is a promising alternative to conventional binary logic, since it is possible to accomplish simplicity and energy efficiency in modern digital design due to reduced circuit overhead such as interconnect and chip area. In this paper the authors are presenting two different novel ternary half adder circuits using ternary decoders and binary logic gates. The circuits are simulated using HSPICE to obtain power, delay and power delay product. The circuit performances are compared with the recently reported designs. The proposed ternary adders show delay and power advantage up to 40 and 39% with less transistor count. So, use of these half adders in complex arithmetic circuits will be advantageous.

[1]  H. Wong,et al.  A Circuit-Compatible SPICE model for Enhancement Mode Carbon Nanotube Field Effect Transistors , 2006, 2006 International Conference on Simulation of Semiconductor Processes and Devices.

[2]  M. Lundstrom,et al.  Assessment of high-frequency performance potential of carbon nanotube transistors , 2005, IEEE Transactions on Nanotechnology.

[3]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[4]  Herbert Shea,et al.  Single- and multi-wall carbon nanotube field-effect transistors , 1998 .

[5]  V. T. Ingole,et al.  Design And Implementation Of 2 Bit Ternary ALU Slice , 2005 .

[6]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[7]  T. Fisher,et al.  Vertical Carbon Nanotube Devices With Nanoscale Lengths Controlled Without Lithography , 2009, IEEE Transactions on Nanotechnology.

[8]  H. Wong,et al.  Modeling and Analysis of Planar-Gate Electrostatic Capacitance of 1-D FET With Multiple Cylindrical Conducting Channels , 2007, IEEE Transactions on Electron Devices.

[9]  Yong-Bin Kim,et al.  CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits , 2011, IEEE Transactions on Nanotechnology.

[10]  Yong-Bin Kim,et al.  Design of a Ternary Memory Cell Using CNTFETs , 2012, IEEE Transactions on Nanotechnology.

[11]  P. Avouris,et al.  Progress in Carbon Nanotube Electronics and Photonics , 2010 .

[12]  Jean-Christophe Charlier,et al.  Electronic structure of carbon nanotubes with chiral symmetry , 1998 .

[13]  M Najari,et al.  Schottky Barrier Carbon Nanotube Transistor: Compact Modeling, Scaling Study, and Circuit Design Applications , 2011, IEEE Transactions on Electron Devices.

[14]  Keivan Navi,et al.  A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuits , 2013, IET Comput. Digit. Tech..

[15]  C. Dekker,et al.  Logic Circuits with Carbon Nanotube Transistors , 2001, Science.

[16]  Pierre Legagneux,et al.  Advantages of top-gate, high-k dielectric carbon nanotube field-effect transistors , 2006 .

[17]  Giovanni De Micheli,et al.  An Efficient Gate Library for Ambipolar CNTFET Logic , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Peiman Keshavarzian,et al.  A Novel CNTFET-based Ternary Full Adder , 2014, Circuits Syst. Signal Process..

[19]  W. Haensch,et al.  Toward high-performance digital logic technology with carbon nanotubes. , 2014, ACS nano.

[20]  Jon T. Butler,et al.  The design of current mode CMOS multiple-valued circuits , 1991, [1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic.

[21]  Yong-Bin Kim,et al.  Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection , 2010, IEEE Transactions on Nanotechnology.

[22]  S. Wind,et al.  Carbon nanotube electronics , 2002, Digest. International Electron Devices Meeting,.

[23]  Frédéric Gaffiot,et al.  CNTFET Modeling and Reconfigurable Logic-Circuit Design , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[24]  D. J. Frank,et al.  Noniterative Compact Modeling for Intrinsic Carbon-Nanotube FETs: Quantum Capacitance and Ballistic Transport , 2011, IEEE Transactions on Electron Devices.

[25]  N. Goldsman,et al.  Quantum modeling and proposed designs of CNT-embedded nanoscale MOSFETs , 2005, IEEE Transactions on Electron Devices.