High-performance round-robin arbitration schemes for input-crosspoint buffered switches

Combined input-crosspoint buffered switches provide high-performance switching and relax arbitration timing for packet switches with high-speed ports. It has been shown that a switch with one-cell crosspoint buffers and round-robin selection at input and output ports provides 100% throughput under uniform traffic. However, under admissible traffic patterns with nonuniform distributions, only weight-based arbitration schemes are reported to provide high throughput by these switches. This paper introduces two arbitration schemes based on round-robin arbitration for combined input-crosspoint buffered packet switches. The proposed schemes provide nearly 100% throughput for several admissible traffic patterns, including uniform and unbalanced traffic, using one-cell crosspoint buffers.

[1]  Eiji Oki,et al.  CIXOB-k: combined input-crosspoint-output buffered packet switch , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[2]  Mark J. Karol,et al.  Queueing in high-performance packet switching , 1988, IEEE J. Sel. Areas Commun..

[3]  Eiji Oki,et al.  A 10Gb / s ( 1 . 25 Gb / s 8 ) 4 2 0 . 25m CMOS / SIMOX ATM Switch Based on Scalable Distributed Arbitration , 1999 .

[4]  Mounir Hamdi,et al.  Practical scheduling algorithms for high-performance packet switches , 2003, IEEE International Conference on Communications, 2003. ICC '03..

[5]  Ken Christensen,et al.  A parallel-polled virtual output queued switch with a buffered crossbar , 2001, 2001 IEEE Workshop on High Performance Switching and Routing (IEEE Cat. No.01TH8552).

[6]  Tara Javidi,et al.  A high-throughput scheduling algorithm for a buffered crossbar switch fabric , 2001, ICC 2001. IEEE International Conference on Communications. Conference Record (Cat. No.01CH37240).

[7]  Masayoshi Nabeshima.  Performance Evaluation of a Combined Input- and Crosspoint-Queued Switch , 2000 .

[8]  R. Rojas-Cessa,et al.  CIXB-1: combined input-one-cell-crosspoint buffered switch , 2001, 2001 IEEE Workshop on High Performance Switching and Routing (IEEE Cat. No.01TH8552).

[9]  Nick McKeown,et al.  Scheduling algorithms for input-queued cell switches , 1996 .

[10]  Nick McKeown,et al.  A Starvation-free Algorithm For Achieving 100% Throughput in an Input- Queued Switch , 1999 .

[11]  Naoaki Yamanaka,et al.  High-speed ATM switch with input and cross-point buffers , 1993 .

[12]  Eiji Oki,et al.  A 10-Gb/s (1.25 Gb/s×8)4×2 0.25-μm CMOS/SIMOX ATM switch based on scalable distributed arbitration , 1999, IEEE J. Solid State Circuits.

[13]  K. Yoshigoe.  A parallel-polled virtual output queue with a buffered crossbar , 2001 .