Hierarchical multistage interconnection network R-Clos

This paper proposes the multistage interconnection network (MIN) R-Clos, with a hierarchical structure in which locality of communications can be utilized. In R-Clos, a Clos network, which is a three-stage MIN, is used as the local network. By interconnecting multiple Clos networks through the intermediate stage of the hierarchical structure, a large-scale system can be constructed with a smaller hardware requirement than that for a Clos network. On the other hand, due to the use of the Clos network, with great transfer power, as the network for nearby data communications, low latency and wide bandwidth can be provided for nearby access. The latency and throughput of the proposed configuration are evaluated by a simulation using a stochastic model. Although the performance is lowered for traffic with a uniform access pattern, the transfer performance is improved for a data distribution with high locality, compared to the recursive (2s−1)-stage Clos. © 2006 Wiley Periodicals, Inc. Electron Comm Jpn Pt 3, 89(11): 30–39, 2006; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/ecjc.20280

[1]  Tony T. Lee,et al.  Parallel routing algorithms in Benes-Clos networks , 1996, Proceedings of IEEE INFOCOM '96. Conference on Computer Communications.

[2]  Charles Clos,et al.  A study of non-blocking switching networks , 1953 .

[3]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[4]  Yuanyuan Yang,et al.  Wide-Sense Nonblocking Clos Networks Under Packing Strategy , 1999, IEEE Trans. Computers.

[5]  Duncan H. Lawrie,et al.  A Class of Redundant Path Multistage Interconnection Networks , 1983, IEEE Transactions on Computers.

[6]  John P. Hayes,et al.  Fault-Tolerance of Dynamic-Full-Access Interconnection Networks , 1984, IEEE Transactions on Computers.

[7]  Charles E. Leiserson,et al.  Fat-trees: Universal networks for hardware-efficient supercomputing , 1985, IEEE Transactions on Computers.

[8]  Janak H. Patel Analysis of Multiprocessors with Private Cache Memories , 1982, IEEE Transactions on Computers.