Energy optimal on-line Self-Test of microprocessors in WSN nodes

Wireless Sensor Network (WSN) applications often need to be deployed in harsh environments, where the possibility of faults due to environmental hazards is significantly increased, while silicon aging and wearout effects are also exacerbated. For such applications, periodic on-line testing of the WSN nodes is an important step towards correctness of operation. However, on-line testing of processors integrated in WSN nodes has to address the additional challenge of minimum energy consumption, because these devices operate on battery, which usually cannot be replaced and in the absence of catastrophic failures determines the lifetime of the system. In this paper initially we derive analytically the optimal way for executing on-line periodic test with adjustable period, taking into account the degrading behavior of the system due to silicon aging effects but also the limited energy budget of WSN applications. The test is applied in the form of Software-Based Self-Test (SBST) routines, thus we proceed to the power optimized development of SBST routines targeting the transition delay fault model that is well suited for detecting timing violations due to silicon aging. Simulation results show that energy savings for the final SBST routine at processor level are up to 35.4% and the impact of test in the battery life of the system is negligible.

[1]  M. A. Rahim,et al.  Economic design of x -control charts under Weibull shock models , 1988 .

[2]  Chris J. Bleakley,et al.  GALS SoC interconnect bus for wireless sensor network processor platforms , 2007, GLSVLSI '07.

[3]  Daniel G. Saab,et al.  Automatic Generation of Instructions to Robustly Test Delay Defects in Processors , 2007, 12th IEEE European Test Symposium (ETS'07).

[4]  Rajesh K. Gupta,et al.  A gateway node with duty-cycled radio and processing subsystems for wireless sensor networks , 2009, TODE.

[5]  Kwang-Ting Cheng,et al.  On a software-based self-test methodology and its application , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).

[6]  Katarzyna Radecka,et al.  Energy efficient software-based self-test for wireless sensor network nodes , 2006, 24th IEEE VLSI Test Symposium.

[7]  V. M. Rao Tummala,et al.  Minimum Expected Loss Estimators of the Shape & Scale Parameters of the Weibull Distribution , 1986, IEEE Transactions on Reliability.

[8]  Omer Khan,et al.  A self-adaptive system architecture to address transistor aging , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[9]  Jun Zhou,et al.  Software-Based Self-Test of Processors under Power Constraints , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[10]  Hans-Joachim Wunderlich,et al.  Accumulator based deterministic BIST , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[11]  Peter Petrov,et al.  Compiler-Based Register Name Adjustment for Low-Power Embedded Processors , 2003, ICCAD 2003.

[12]  Paolo Bernardi,et al.  On the Automatic Generation of Test Programs for Path-Delay Faults in Microprocessor Cores , 2007, 12th IEEE European Test Symposium (ETS'07).

[13]  Onur Mutlu,et al.  Software-Based Online Detection of Hardware Defects Mechanisms, Architectural Support, and Evaluation , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).

[14]  Hideo Fujiwara,et al.  Instruction-Based Self-Testing of Delay Faults in Pipelined Processors , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  John P. Hayes,et al.  Online BIST for Embedded Systems , 1998, IEEE Des. Test Comput..

[16]  R. Rodriguez,et al.  Modeling and experimental verification of the effect of gate oxide breakdown on CMOS inverters , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[17]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[18]  Dimitris Gizopoulos,et al.  Low Energy On-Line SBST of Embedded Processors , 2008, 2008 IEEE International Test Conference.

[19]  Narendra Devta-Prasanna,et al.  Effective and Efficient Test Pattern Generation for Small Delay Defect , 2009, 2009 27th IEEE VLSI Test Symposium.

[20]  Yervant Zorian,et al.  On-Line Testing for VLSI—A Compendium of Approaches , 1998, J. Electron. Test..

[21]  R. K. Smith,et al.  A phenomenological theory of correlated multiple soft-breakdown events in ultra-thin gate dielectrics , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[22]  Dimitris Gizopoulos,et al.  Hybrid-SBST Methodology for Efficient Testing of Processor Cores , 2008, IEEE Design & Test of Computers.

[23]  Jacob A. Abraham,et al.  Automatic generation of instruction sequences targeting hard-to-detect structural faults in a processor , 2006, 2006 IEEE International Test Conference.

[24]  Sujit Dey,et al.  A scalable software-based self-test methodology for programmable processors , 2003, DAC '03.

[25]  Y. Zorian,et al.  Power-/Energy Efficient BIST Schemes for Processor Data Paths , 2000, IEEE Des. Test Comput..

[26]  Janusz Rajski,et al.  Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[27]  M. A. Rahim,et al.  A dynamic economic model for an x¯-control chart design , 1997 .

[28]  Dimitris Gizopoulos,et al.  Effective software-based self-test strategies for on-line periodic testing of embedded processors , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[29]  Amin Ansari,et al.  Adaptive online testing for efficient hard fault detection , 2009, 2009 IEEE International Conference on Computer Design.

[30]  S. Adve,et al.  RAMP : A Model for Reliability Aware MicroProcessor Design , 2003 .

[31]  Constantin Halatsis,et al.  Optimal Periodic Testing of Intermittent Faults In Embedded Pipelined Processor Applications , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[32]  William Lindsay,et al.  FRITS - a microprocessor functional BIST method , 2002, Proceedings. International Test Conference.

[33]  Dimitris Gizopoulos,et al.  Selecting Power-Optimal SBST Routines for On-Line Processor Testing , 2007, 12th IEEE European Test Symposium (ETS'07).

[34]  Dimitris Gizopoulos,et al.  Software-based self-testing of embedded processors , 2005, IEEE Transactions on Computers.