A novel VLSI concurrent dual multiplier-dual adder architecture for image and video coding applications

In this paper, an efficient algorithm for concurrent computation of two real multiplications and/or two real additions usually required for high-throughput image and video coding applications is described. The proposed algorithm is mapped onto a novel concurrent dual multiplier-dual adder cell based on carry-save 4:2 compressors. A detailed performance analysis of the the proposed cell shows reductions ranging from 15% to 60% in the computation time and area when compared with the conventional processing elements making it highly attractive for VLSI implementation.

[1]  Ali Zilouchian,et al.  On highly modular systolic structures for separable-in-denominator 2-D digital filters , 1994, IEEE Trans. Signal Process..

[2]  Naresh R. Shanbhag,et al.  An improved systolic architecture for 2-D digital filters , 1991, IEEE Trans. Signal Process..

[3]  P. V. Ananda Mohan,et al.  Design of a 3-bit Booth recoded novel VLSI concurrent multiplier-accumulator architecture , 1995, Proceedings of the 8th International Conference on VLSI Design.

[4]  G. De Micheli,et al.  Circuit and architecture trade-offs for high-speed multiplication , 1991 .

[5]  Cheng-Wen Wu,et al.  Bit-level pipelined 2-D digital filters for real-time image processing , 1991, IEEE Trans. Circuits Syst. Video Technol..

[6]  Winser E. Alexander,et al.  Multiprocessor implementation of 2-D denominator-separable digital filters for real-time processing , 1989, IEEE Trans. Acoust. Speech Signal Process..

[7]  W. Steenaart,et al.  VLSI realizable high performance structures for real-time state-space filtering , 1989 .

[8]  Mahmood R. Azimi-Sadjadi,et al.  Parallel and pipeline architectures for 2-D block processing , 1989 .

[9]  M. K. Ibrahim.  Radix-2n multiplier structures: a structured design methodology , 1993 .

[10]  Kai Hwang,et al.  Computer arithmetic: Principles, architecture, and design , 1979 .

[11]  Homayoon Sam,et al.  A Generalized Multibit Recoding of Two's Complement Binary Numbers and Its Proof with Application in Multiplier Implementations , 1990, IEEE Trans. Computers.

[12]  G. Goto,et al.  A 54*54-b regularly structured tree multiplier , 1992 .

[13]  M. Mehta,et al.  High-speed multiplier design using multi-input counter and compressor circuits , 1991, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic.