MVL-PUFs: multiple-valued logic physical unclonable functions

Summary Physical unclonable functions (PUFs) are promising hardware security primitives suitable for protecting resource-constrained devices. In this paper, we propose to use multiple-valued logic (MVL) for implementing hardware-efficient PUF integrated circuits. We show that by extracting device mismatch in either current-mode or voltage-mode MVL comparators, the proposed PUF circuits can generate unique and reliable chip identifiers. In order to stabilize PUF responses, we utilize multiple thresholds of MVL comparators, whose outputs are selected and combined according to the sensed temperature. To reduce power and further enhance reliability, the PUF circuits are biased in the weak-inversion region. Evaluation results show that the proposed MVL-PUFs are unique and reliable over a wide temperature range. In addition, they significantly improve the energy efficiency of the state-of-the-art PUFs. Copyright © 2016 John Wiley & Sons, Ltd.

[1]  Boris Skoric,et al.  Read-Proof Hardware from Protective Coatings , 2006, CHES.

[2]  S. Devadas,et al.  Design and Implementation of PUF-Based "Unclonable" RFID ICs for Anti-Counterfeiting and Security Applications , 2008, 2008 IEEE International Conference on RFID.

[3]  K. W. Current.  Current-mode CMOS multiple-valued logic circuits , 1994 .

[4]  Kyusun Choi,et al.  “The CMOS Inverter” as a Comparator in ADC Designs , 2004 .

[5]  Elena Dubrova,et al.  Ultra-energy-efficient temperature-stable physical unclonable function in 65 nm CMOS , 2016 .

[6]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[7]  Hiroki Tamura,et al.  Expandable MVL Inverter Compatible with Standard CMOS Process and Its Application to MVL Hysteresis Comparator , 2013, 2013 IEEE 43rd International Symposium on Multiple-Valued Logic.

[8]  Patrick Schaumont,et al.  A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions , 2011, IACR Cryptol. ePrint Arch..

[9]  Said Hamdioui,et al.  Adapting voltage ramp-up time for temperature noise reduction on memory-based PUFs , 2013, 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[10]  Michitaka Kameyama,et al.  Beyond-binary circuits for signal processing , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[11]  K. Wayne Current,et al.  Voltage comparator circuits for multiple-valued CMOS logic , 2002, Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic.

[12]  Jan Sölter,et al.  PUF modeling attacks: An introduction and overview , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Christian Enz,et al.  CMOS low-power analog circuit design , 1996, Emerging Technologies: Designing Low Power Digital Systems.

[14]  David Blaauw,et al.  14.2 A physically unclonable function with BER <10−8 for robust chip authentication using oscillator collapse in 40nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[15]  Kenneth C. Smith.  The Prospects for Multivalued Logic: A Technology and Applications View , 1981, IEEE Transactions on Computers.

[16]  Ulrich Rührmair,et al.  Physical unclonable functions based on crossbar arrays for cryptographic applications , 2013, Int. J. Circuit Theory Appl..

[17]  Massimo Alioto,et al.  14.3 15fJ/b static physically unclonable functions for secure chip identification with <2% native bit instability and 140× Inter/Intra PUF hamming distance separation in 65nm , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[18]  Giuseppe Iannaccone,et al.  CMOS Silicon Physical Unclonable Functions Based on Intrinsic Process Variability , 2011, IEEE Journal of Solid-State Circuits.

[19]  Himanshu Kaul,et al.  16.2 A 0.19pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[20]  Srinivas Devadas,et al.  Physical Unclonable Functions and Applications: A Tutorial , 2014, Proceedings of the IEEE.

[21]  Elena Dubrova,et al.  Ring oscillator physical unclonable function with multi level supply voltages , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[22]  Elena Dubrova,et al.  Multiple-Valued Logic in VLSI: Challenges and Opportunities , 1999 .

[23]  Naoya Onizawa,et al.  Robust Multiple-Valued Current-Mode Circuit Components Based on Adaptive Reference-Voltage Control , 2009, 2009 39th International Symposium on Multiple-Valued Logic.