Scalable low-cost QoS support for single-chip switches
暂无分享,去创建一个
José Duato | José L. Sánchez | Francisco J. Alfaro | Alejandro Martínez | J. Duato | Alejandro Martínez | F. J. Alfaro | J. L. Sánchez
[1] Cyriel Minkenberg,et al. Current issues in packet switch design , 2003, CCRV.
[2] Manolis Katevenis,et al. Multiple priorities in a two-lane buffered crossbar , 2004, IEEE Global Telecommunications Conference, 2004. GLOBECOM '04..
[3] José Duato,et al. Providing Full QoS Support in Clusters Using Only Two VCs at the Switches , 2005, HiPC.
[4] Raj Jain,et al. The art of computer systems performance analysis - techniques for experimental design, measurement, simulation, and modeling , 1991, Wiley professional computing.
[5] Chung-Hsun Huang,et al. Design of high-performance CMOS priority encoders and incrementer/decrementers using multilevel lookahead and multilevel folding techniques , 2002 .
[6] Derek Chiou,et al. The Network Processing Forum switch fabric benchmark specifications: an overview , 2005, IEEE Network.
[7] Dimitrios Miras,et al. A Survey of Network QoS Needs of Advanced Internet Applications — Working Document — , 2002 .
[8] José Duato,et al. QoS in InfiniBand subnetworks , 2004, IEEE Transactions on Parallel and Distributed Systems.
[9] Sudhakar Yalamanchili,et al. MMR: a high-performance MultiMedia Router-architecture and design trade-offs , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.
[10] Sudhakar Yalamanchili,et al. Interconnection Networks: An Engineering Approach , 2002 .
[11] G. Zipf,et al. The Psycho-Biology of Language , 1936 .
[12] Li Shang,et al. Dynamic voltage scaling with links for power optimization of interconnection networks , 2003, The Ninth International Symposium on High-Performance Computer Architecture, 2003. HPCA-9 2003. Proceedings..