A system architecture solution for unreliable nanoelectronic devices
暂无分享,去创建一个
[1] Nicholas Pippenger,et al. Reliable computation by formulas in the presence of noise , 1988, IEEE Trans. Inf. Theory.
[2] Konstantin K. Likharev,et al. Single-electron devices and their applications , 1999, Proc. IEEE.
[3] Gregory S. Snider,et al. A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology , 1998 .
[4] M. Sipper,et al. Toward robust integrated circuits: The embryonics approach , 2000, Proceedings of the IEEE.
[5] Nicholas Pippenger,et al. On networks of noisy gates , 1985, 26th Annual Symposium on Foundations of Computer Science (sfcs 1985).
[6] J. von Neumann,et al. Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .
[7] John N. Tsitsiklis,et al. On a lower bound for the redundancy of reliable networks with noisy gates , 1991, IEEE Trans. Inf. Theory.
[8] William S. Evans,et al. On the Maximum Tolerable Noise for Reliable Computation by Formulas , 1998, IEEE Trans. Inf. Theory.
[9] M. Forshaw,et al. Architectures for reliable computing with unreliable nanodevices , 2001, Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516).
[10] Jaap Hoekstra,et al. Programmable logic using a SET electron box , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).
[11] Nicholas Pippenger. Invariance of complexity measures for networks with unreliable gates , 1989, JACM.
[12] Tomás Feder,et al. Reliable computation by networks in the presence of noise , 1989, IEEE Trans. Inf. Theory.
[13] T. J. Fountain,et al. The use of nanoelectronic devices in highly parallel computing systems , 1998, IEEE Trans. Very Large Scale Integr. Syst..