Concurrent transient fault simulation for analog circuits

This paper presents a novel concurrent fault simulation algorithm for nonlinear analog circuits. Between successive time steps in transient fault simulation, all faulty circuits in the fault list are simulated before the simulator proceeds to the next step. Four primary techniques, including fault grouping, fault ordering, state prediction, and reduced-order fault matrix computation, are proposed to significantly reduce analog fault simulation complexity by making use of the similarities between the faulty and fault-free circuits. The method has been implemented in a dc and transient fault simulator called CONCERT2, which is the first ever for nonlinear analog circuits. Up to two orders of magnitude speedup is obtained for complete transient fault simulation, without loss of accuracy in fault detection. It is shown that the methodology of CONCERT2 can significantly speed up the process of analog test stimulus generation.

[1]  Alberto Sangiovanni-Vincentelli,et al.  Relaxation-based electrical simulation , 1983 .

[2]  C.-J. Richard Shi,et al.  Rapid frequency-domain analog fault simulation under parameter tolerances , 1997, DAC.

[3]  Craig Force,et al.  Testing the design: the evolution of test simulation , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[4]  C.-J.R. Shi,et al.  Efficient DC fault simulation of nonlinear analog circuits , 1998, Proceedings Design, Automation and Test in Europe.

[5]  Mark Zwolinski,et al.  Concurrent Transient Fault Simulation of Nonlinear Analogue Circuits , 2000 .

[6]  Mark Zwolinski,et al.  Concurrent analogue fault simulation , 1997 .

[7]  Abhijit Chatterjee,et al.  FLYER: fast fault simulation of linear analog circuits using polynomial waveform and perturbed state representation , 1997, Proceedings Tenth International Conference on VLSI Design.

[8]  Abhijit Chatterjee,et al.  DRAFTS: Discretized Analog Circuit Fault Simulator , 1993, 30th ACM/IEEE Design Automation Conference.

[9]  Ronald A. Rohrer,et al.  Electronic Circuit and System Simulation Methods , 1994 .

[10]  A. Householder.  A Survey of Some Closed Methods for Inverting Matrices , 1957 .

[11]  Mark Zwolinski,et al.  Fast, robust DC and transient fault simulation for nonlinear analogue circuits , 1999, DATE '99.

[12]  Hans G. Kerkhoff,et al.  A New Analog Fault Simulation Method Based on DC-Bias Grouping , 2000 .

[13]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Ljiljana Trajkovic,et al.  Artificial parameter homotopy methods for the DC operating point problem , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  A. Richard Newton,et al.  Analysis of performance and convergence issues for circuit simulation , 1989 .

[16]  V. A. Barker.  Sparse Matrix Techniques , 1977 .

[17]  Anil Pahwa,et al.  Band faults: Efficient approximations to fault bands for the simulation before fault diagnosis of linear circuits , 1982 .

[18]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1974, Computer.

[19]  Bozena Kaminska,et al.  Analog circuit fault diagnosis based on sensitivity computation and functional testing , 1992, IEEE Design & Test of Computers.

[20]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[21]  C.-J. Richard Shi,et al.  Nonlinear analog DC fault simulation by one-step relaxation , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).