论文信息 - A Resource-saving Method for Implementation of High-Performance Time-to-Digital Converters in FPGA

A Resource-saving Method for Implementation of High-Performance Time-to-Digital Converters in FPGA

In field programmable gate array (FPGA) based time-to-digital converters (TDC), the prevailing time interpolation is propagating the hit signal along the tapped delay line (TDL), which status is sampled to be encoded as the sub-clock timestamp. The TDLs in all current TDC designs have lengths that guarantee the total propagating time on TDLs larger than one system clock period, which results in a more complicated encoder and unnecessary logic resource consumption. In this paper, we propose to shorten the TDL length by half and combine it to a novel bubble-proof encoding scheme with an aim to make the TDC resource-saving without losing any performance. Such two identical TDC channels have been implemented in a Xilinx Kintex-7 FPGA. Their performances are evaluated with an average RMS precision of 9.7 ps for measuring time-intervals from 0 to 20 ns and the measurement throughput of 277 M events per second, which are equivalent to the TDCs implemented in our previous work using the long TDLs. The consumption of logic resources is demonstrated to be 80% of the original. This resource-saving advantage of the proposed TDC is important to applications that require highly integrated multi-channel TDC systems.

[1] P. Mauskopf,et al. FPGA-Based TDC for Single-Photon Intensity Interferometry , 2016 .

[2] Yonggang Wang,et al. A 128-Channel, 710 M Samples/Second, and Less Than 10 ps RMS Resolution Time-to-Digital Converter Implemented in a Kintex-7 FPGA , 2015, IEEE Transactions on Nuclear Science.

[3] Yonggang Wang,et al. A Nonlinearity Minimization-Oriented Resource-Saving Time-to-Digital Converter Implemented in a 28 nm Xilinx FPGA , 2015, IEEE Transactions on Nuclear Science.

[4] Yonggang Wang,et al. A 256-channel, high throughput and precision time-to-digital converter with a decomposition encoding scheme in a Kintex-7 FPGA , 2018 .

[5] Qiang Cao,et al. A 3.9-ps RMS Precision Time-to-Digital Converter Using Ones-Counter Encoding Scheme in a Kintex-7 FPGA , 2017, IEEE Transactions on Nuclear Science.

[6] P. Branchini,et al. FPGA based TDC for the Drift Chamber detector of the KLOE2 experiment , 2017, 2017 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC).

[7] Poki Chen,et al. A high resolution FPGA TDC converter with 2.5 ps bin size and −3.79∼6.53 LSB integral nonlinearity , 2016, 2016 2nd International Conference on Intelligent Green Building and Smart Grid (IGBSG).