Comparison of RNS and optimized FIR digital filters in Xilinx FPGA's

Highly efficient implementations of FIR digital filters in Xilinx Virtex FPGA's are possible by using scaling, order augmentation and optimized CSD techniques for fixed coefficient multipliers. Addition of Residue Number System (RNS) arithmetic techniques to this approach results in further reduction in FPGA resources particularly when large input and output word lengths are required. RNS is particularly attractive when key operations can be carried out with Look-Up-Table (LUT) techniques using either the block or distributed RAM's in FPGA's or the small LUT's available in each CLB of the Xilinx Virtex FPGA's.

[1]  Fred J. Taylor,et al.  A Fault-Tolerant GEQRNS Processing Element for Linear Systolic Array DSP Applications , 1995, IEEE Trans. Computers.

[2]  Alexander Skavantzos,et al.  Implementation issues of the two-level residue number system with pairs of conjugate moduli , 1999, IEEE Trans. Signal Process..

[3]  S. Piestrak.  A high-speed realization of a residue to binary number system converter , 1995 .

[4]  Ken Chapman,et al.  Transposed Form FIR Filters , 2001 .

[5]  Michael A. Soderstrand,et al.  Public-domain Matlab program to generate highly optimized VHDL for FPGA implementation , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[6]  Gian Carlo Cardarilli,et al.  RNS-to-binary conversion for efficient VLSI implementation , 1998 .

[7]  Fred J. Taylor,et al.  Frequency sampling filters with algebraic integers , 1998, Proceedings of the 1998 IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP '98 (Cat. No.98CH36181).

[8]  M.A. Soderstrand,et al.  Trade-off between FPGA resource utilization and roundoff error in optimized CSD FIR digital filters , 1994, Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers.

[9]  A. Premkumar.  An RNS to binary converter in a three moduli set with common factors , 1995 .

[10]  Louis G. Johnson,et al.  Reducing hardware requirement in FIR filter design , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).