Optimization of negative capacitance junctionless gate-all-around field-effect transistor using asymmetric non-local lateral Gaussian doping

[1]  R. Shaik,et al.  Impact of unpreventable induced interface trapped charges on HZO based FDSOI NCFET , 2022, Microelectronics Reliability.

[2]  Byung-Gook Park,et al.  Investigation of Device Performance for Fin Angle Optimization in FinFET and Gate-All-Around FETs for 3 nm-Node and Beyond , 2022, IEEE Transactions on Electron Devices.

[3]  Mandeep Singh Narula,et al.  Performance Evaluation of Stacked Gate Oxide/High K Spacers Based Gate All Around Device Architectures at 10 nm Technology Node , 2022, Silicon.

[4]  S. Salahuddin,et al.  Ferroelectric gate oxides for negative capacitance transistors , 2021, MRS Bulletin.

[5]  Qiang Huo,et al.  Investigation of negative DIBL effect for ferroelectric-based FETs to improve MOSFETs and CMOS circuits , 2021, Microelectron. J..

[6]  S. Tripathi,et al.  18nm n-channel and p-channel Dopingless Asymmetrical Junctionless DG-MOSFET: Low Power CMOS Based Digital and Memory Applications , 2021, Silicon.

[7]  D. P. Samajdar,et al.  Recent Advances in Negative Capacitance FinFETs for Low-Power Applications: A Review , 2021, IEEE Transactions on Ultrasonics, Ferroelectrics, and Frequency Control.

[8]  Shimeng Yu,et al.  The Impacts of Ferroelectric and Interfacial Layer Thicknesses on Ferroelectric FET Design , 2021, IEEE Electron Device Letters.

[9]  S. Jeon,et al.  Ferroelectricity Enhancement in Hf0.5Zr0.5O2 Based Tri-Layer Capacitors at Low-Temperature (350 °C) Annealing Process , 2021, IEEE Electron Device Letters.

[10]  A. Veloso,et al.  Time Evolution of DIBL in Gate-All-Around Nanowire MOSFETs During Hot-Carrier Stress , 2021, IEEE Transactions on Electron Devices.

[11]  S. Gupta,et al.  Negative capacitance effects in ferroelectric heterostructures: A theoretical perspective , 2021 .

[12]  Naheem Olakunle Adesina,et al.  Evaluating the Performances of Memristor, FinFET, and Graphene TFET in VLSI Circuit Design , 2021, 2021 IEEE 11th Annual Computing and Communication Workshop and Conference (CCWC).

[13]  Abhinav Gupta,et al.  A Novel Approach to Investigate the Impact of Hetero-High-K Gate Stack on SiGe Junctionless Gate-All-Around (JL-GAA) MOSFET , 2021, Silicon.

[14]  G. Yoo,et al.  Graded Crystalline HfO₂ Gate Dielectric Layer for High-k/Ge MOS Gate Stack , 2021, IEEE Journal of the Electron Devices Society.

[15]  T. K. Bhattacharyya,et al.  Opportunities in Device Scaling for 3-nm Node and Beyond: FinFET Versus GAA-FET Versus UFET , 2020, IEEE Transactions on Electron Devices.

[16]  S. Tripathi,et al.  Design and Analysis of Heavily Doped n+ Pocket Asymmetrical Junction-Less Double Gate MOSFET for Biomedical Applications , 2020, Applied Sciences.

[17]  Thomas G. Allen,et al.  Enhanced optical path and electron diffusion length enable high-efficiency perovskite tandems , 2020, Nature Communications.

[18]  Balraj Singh,et al.  Performance Optimization of Vertical Gaussian Doped SOI Junctionless FET with Substrate Bias Effects , 2019, 2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE).

[19]  J. N. Roy,et al.  A Physics-Based Threshold Voltage Model for Junction-Less Double Gate FETs Having Vertical Structural and Doping Asymmetry , 2019, IEEE Transactions on Electron Devices.

[20]  C. Enz,et al.  Negative Capacitance as Universal Digital and Analog Performance Booster for Complementary MOS Transistors , 2019, Scientific Reports.

[21]  H. Kaur,et al.  Impact of Gaussian Doping Profile and Negative Capacitance Effect on Double-Gate Junctionless Transistors (DGJLTs) , 2018, IEEE Transactions on Electron Devices.

[22]  Adrian M. Ionescu,et al.  Negative capacitance field effect transistors; capacitance matching and non-hysteretic operation , 2017, 2017 47th European Solid-State Device Research Conference (ESSDERC).

[23]  R. Xu,et al.  Junctionless MOSFETs with laterally graded-doping channel for analog/RF applications , 2013 .

[24]  Sudeb Dasgupta,et al.  Analytical Modeling of a Double Gate MOSFET Considering Source/Drain Lateral Gaussian Doping Profile , 2013, IEEE Transactions on Electron Devices.

[25]  K. J. Kuhn,et al.  Considerations for Ultimate CMOS Scaling , 2012, IEEE Transactions on Electron Devices.

[26]  Sung-Jin Choi,et al.  Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors , 2011, IEEE Electron Device Letters.

[27]  A. Kranti,et al.  Junctionless nanowire transistor (JNT): Properties and design guidelines , 2010, 2010 Proceedings of the European Solid State Device Research Conference.

[28]  Satyabrata Jit,et al.  A Subthreshold Swing Model for Symmetric Double- Gate (DG) MOSFETs with Vertical Gaussian Doping , 2010 .

[29]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[30]  S. Datta,et al.  Use of negative capacitance to provide voltage amplification for low power nanoscale devices. , 2008, Nano letters.

[31]  S. Nakajima,et al.  Super low-distortion and high power hetero GaAs MESFETs with asymmetrical LDD structure , 2000, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuits Symposium. 22nd Annual Technical Digest 2000. (Cat. No.00CH37084).