A new asymmetrical halo source GOLD drain (HS-GOLD) deep sub-half-micrometer n-MOSFET design for reliability and performance

A novel asymmetrical n-MOSFET device structure has been developed which is suitable, in terms of reliability and performance, for scaling down to the sub-quarter-micron level, without reduction of the supply voltage below 3.5 V. In this structure (HS-GOLD), large-tilt implantation is used to form the gate-overlapped lightly doped drain (GOLD) region at the drain electrode only. A halo (punch-through stopper) is used at the source, but not at the drain. Superior hot-carrier reliability and high punch-through resistance are obtained using this device structure. A reliability-limited supply voltage at 4.2 V is obtained for HS-GOLD n-MOSFETs with effective channel lengths as short as 0.25 mu m. High punch-through resistance is achieved without extreme scaling of S-D (source-drain) junctions and gate oxide (120 AA). The threshold roll-off characteristics suggest that this n-MOSFET structure can be designed with about 0.3 mu m shorter channel length (L/sub eff/=0.15 mu m) while maintaining the 3.5-V supply voltage. Reliable operation of 0.15- mu m n-MOSFETs at 3.5-V supply voltage using the proposed device structure is demonstrated by 2D simulation. >

[1]  S. Ogura,et al.  Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor , 1980 .

[2]  T. Hori,et al.  A new half-micron p-channel MOSFET with LATIPS (large-tilt-angle implanted punchthrough stopper) , 1988, Technical Digest., International Electron Devices Meeting.

[3]  A. Bryant,et al.  A fundamental performance limit of optimized 3.3 V subquarter micron fully overlapped LDD MOSFETs , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.

[4]  M. Koyanagi,et al.  A new LDD transistor with inverse-T gate structure , 1987, IEEE Electron Device Letters.

[5]  E. M. Buturla,et al.  Steady-state analysis of field effect transistors via the finite element method , 1975 .

[6]  N. Rovedo,et al.  A half micron MOSFET using double implanted LDD , 1982, 1982 International Electron Devices Meeting.

[7]  M. Koyanagi,et al.  A novel submicron LDD transistor with inverse-T gate structure , 1986, International Electron Devices Meeting.

[8]  T. Kure,et al.  The impact of gate-drain overlapped LDD (GOLD) for deep submicron VLSI's , 1987, 1987 International Electron Devices Meeting.

[9]  S. Ogura,et al.  Halo doping effects in submicron DI-LDD device design , 1985, 1985 International Electron Devices Meeting.

[10]  T. Hori,et al.  A new p-channel MOSFET with large-tilt-angle implanted punchthrough stopper (LATIPS) , 1988, IEEE Electron Device Letters.

[11]  Chenming Hu,et al.  Hot-electron-induced MOSFET degradation—Model, monitor, and improvement , 1985, IEEE Transactions on Electron Devices.

[12]  J. Korec,et al.  Incompatibility of requirements for optimizing short channel behaviour and long term stability in MOSFETs , 1988 .