Logic Failure Analysis of CMOS VLSI using a Laser Probe

An improved technique for using a focused laser beam to extract logical levels of internal IC transistors in a non-contact and non-destructive manner is introduced and described. Advances in the detection scheme coupled with computer control and signal processing allow automated operation. Various tests were performed on CMOS microprocessors to exemplify the frequency, noise, and drift insensitivity of the detection scheme. These results will be presented, along with a discussion on the practical use of the technique and its extension for testing NMOS and bipolar technologies.

[1]  P. Fazekas,et al.  Electron-beam testing of VLSI circuits , 1979, IEEE Transactions on Electron Devices.

[2]  S. Cohen,et al.  Automated Contactless SEM Testing for VLSI Development and Failure Analysis , 1982, 20th International Reliability Physics Symposium.

[3]  Michael C. Smith,et al.  A Non Contact Voltage Measurement Technique using Auger Spectroscopy , 1983, 21st International Reliability Physics Symposium.

[4]  Miguel E. Levy.  An Investigation of Flaws in Complex CMOS Devices by a Scanning Photoexcitation Technique , 1977, 15th International Reliability Physics Symposium.