Generation of High Quality Non-Robust Tests for Path Delay Faults

Earlier research results have shown that for many designs, a large portion of path delay faults is not robustly testable. In this paper, we investigate the test strategy for the non-robustly testable faults. We first present some experimental results to show that the quality of a non-robust test set may be very poor in detecting small delay defects caused by manufacturing process variation. We further show that a better set of non-robust tests can be obtained by including timing information in test generation. A good non-robust test can tolerate a larger timing variation on the off-inputs of the path than a poor test. An algorithm for generating such better quality non-robust tests is presented. We present experimental results to compare quality of non-robust test sets with and without using our method. We also present an algorithm, as well as experimental results, for generating validatable non-robust tests.

[1]  Kurt Keutzer,et al.  Synthesis of robust delay-fault-testable circuits: theory , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  M. Ray Mercer,et al.  A Topological Search Algorithm for ATPG , 1987, 24th ACM/IEEE Design Automation Conference.

[3]  Kwang-Ting Cheng,et al.  Delay testing for non-robust untestable circuits , 1993, Proceedings of IEEE International Test Conference - (ITC).

[4]  David Hung-Chang Du,et al.  Path sensitization in critical path problem , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[5]  Michael H. Schulz,et al.  DYNAMITE: an efficient automatic test pattern generation system for path delay faults , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  S. M. Reddy,et al.  A test generation system for path delay faults , 1989, Proceedings 1989 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[7]  Kenneth D. Wagner,et al.  The Error Latency of Delay Faults in Combinational and Sequential Circuits , 1985, ITC.

[8]  Irith Pomeranz,et al.  Synthesis of multi-level combinational circuits for complete robust path delay fault testability , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[9]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[10]  Brion L. Keller,et al.  Delay Test: The Next Frontier for LSSD Test Systems , 1992, Proceedings International Test Conference 1992.

[11]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[12]  John J. Shedletsky,et al.  An Experimental Delay Test Generator for LSI Logic , 1980, IEEE Transactions on Computers.

[13]  Sudhakar M. Reddy,et al.  On Delay Fault Testing in Logic Circuits , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  S. M. Reddy,et al.  On the design of path delay fault testable combinational circuits , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.