A Review on Reversible Logic Gates and their Implementation
暂无分享,去创建一个
[1] N. Ranganathan,et al. A new reversible design of BCD adder , 2011, 2011 Design, Automation & Test in Europe.
[2] V. Santhi,et al. A DISTINGUISH BETWEEN REVERSIBLE AND CONVENTIONAL LOGIC , 2012 .
[3] Ashis Kumer Biswas,et al. Efficient approaches for designing reversible Binary Coded Decimal adders , 2008, Microelectron. J..
[4] DiVincenzo,et al. Five two-bit quantum gates are sufficient to implement the quantum Fredkin gate. , 1996, Physical review. A, Atomic, molecular, and optical physics.
[5] H. R. Bhagyalakshmi,et al. Optimized reversible BCD adder using new reversible logic gates , 2010, ArXiv.
[6] S. Lloyd. Quantum-Mechanical Computers , 1995 .
[7] Md. Rafiqul Islam,et al. Synthesis of full-adder circuit using reversible logic , 2004, 17th International Conference on VLSI Design. Proceedings..
[8] M. Nalasani,et al. Reversible logic , 2005, IEEE Potentials.
[9] Costas S. Iliopoulos,et al. IACSIT International Journal of Engineering and Technology , 2013 .
[10] Barenco,et al. Quantum networks for elementary arithmetic operations. , 1995, Physical review. A, Atomic, molecular, and optical physics.
[11] Majid Mohammadi,et al. On figures of merit in reversible and quantum logic designs , 2009, Quantum Inf. Process..
[12] Physical Review , 1965, Nature.
[13] Anas N. Al-Rabadi,et al. A General Decomposition for Reversible Logic , 2001 .
[14] N. Ranganathan,et al. Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs , 2010, JETC.
[15] Parag K. Lala,et al. Reversible-logic design with online testability , 2006, IEEE Transactions on Instrumentation and Measurement.
[16] Ahsan Raja Chowdhury,et al. Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.
[17] B RashmiS.,et al. Design of Optimized Reversible BCD Adder/Subtractor , 2011 .
[18] R. Landauer,et al. Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..
[19] Charles H. Bennett,et al. Logical reversibility of computation , 1973 .
[20] Pérès,et al. Reversible logic and quantum computers. , 1985, Physical review. A, General physics.
[21] M. Rajmohan,et al. A Novel Reversible Design of Unified Single Digit BCD Adder-Subtractor , 2011 .
[22] Ashis Kumer Biswas,et al. A Novel Approach to Design BCD Adder and Carry Skip BCD Adder , 2008, 21st International Conference on VLSI Design (VLSID 2008).
[23] R. Sumathi,et al. Realization of BCD adder using Reversible Logic , 2010 .
[24] Majid Haghparast,et al. Design and Optimization of Reversible BCD Adder/Subtractor Circuit for Quantum and Nanotechnology Based Systems , 2008 .
[25] Rakshith Saligram,et al. Novel Code Converter Employing Reversible Logic , 2012 .
[26] Md Belayet Ali,et al. Design of Reversible Sequential Circuit Using Reversible Logic Synthesis , 2011, VLSIC 2011.
[27] Keivan Navi,et al. A Novel Reversible BCD Adder For Nanotechnology Based Systems , 2008 .
[28] Abu Sadat Md. Sayem,et al. Optimization of reversible sequential circuits , 2010, ArXiv.
[29] M Sudharshan,et al. Novel Design of one digit high speed Carry select BCD Subtractor using Reversible logic gates , 2012 .