200-gate ECL master-slice LSI

A 200-gate ECL master slice LSI suitable for computer mainframe logic will be described. Optimization has resulted in a 1.5-ns loaded delay.2.5-W power dissipation and compatibility with standard ECL components.