Flexible Processor Based on Full-Adder/D-Flip-Flop Merged Module (FDMM)

A flexible processor based on the full-adder/D-flip-flop merged module (FDMM) has been proposed and fabricated. The developed FDMM has a unique ability to perform both logic and flip-flop functions with a small number of transistors by merging the common parts of both circuits, which will improve hardware efficiency. We have also developed a context memory block (CMB) to reconfigure the hardware dynamically. It enables us to write the next configuration in parallel into the flexible processor during processing, which reduces the overhead of actual reconfiguration time and improves the performance.

[1]  M. Motomura,et al.  Reconfigurable computing: its concept and a practical embodiment using newly developed dynamically reconfigurable logic (DRL) LSI , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).