An Automatic DFT System for the Silc Silicon Compiler

This article discusses design for testability automation for the Silc silicon compiler under development at GTE Laboratories, Inc. Our modular design for testability uses both built-in self-test and scan-path techniques for Slic's full custom VLSI designs. A test controller coordinates the testing of the chip's modules. Testability evaluation is performed using controllability/observability methods, and using a method based on information theory. A testable-by-construction approach is followed in order to synthesize blocks of testable logic. A testability ¿expert¿ manages testability knowledge during the synthesis process and makes the ultimate testability decisions.

[1]  L. H. Goldstein,et al.  Controllability/observability analysis of digital circuits , 1978 .

[2]  Arthur D. Friedman,et al.  Easily Testable Iterative Systems , 1973, IEEE Transactions on Computers.

[3]  H. S. Fung,et al.  Design for Testability in a Silicon Compilation Environment , 1985, DAC 1985.

[4]  T. Blackman,et al.  The Silc™ Silicon Compiler: Language and Features , 1985, 22nd ACM/IEEE Design Automation Conference.

[5]  Paul W. Horstmann,et al.  Design for Testability Using Logic Programming , 1983, International Test Conference.

[6]  Hideo Fujiwara,et al.  Implementing a Built-In Self-Test PLA Design , 1985, IEEE Design & Test of Computers.

[7]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .

[8]  Magdy Abadir,et al.  A Knowledge-Based System for Designing Testable VLSI Chips , 1985, IEEE Design & Test of Computers.

[9]  Maciej J. Ciesielski.  Two-Dimensional Routing for the Silc Silicon Compiler , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Jeffrey R. Fox,et al.  Optimization Techniques for Two-Dimensional Placement , 1984, 21st Design Automation Conference Proceedings.

[11]  Alberto Sangiovanni-Vincentelli,et al.  PLATYPUS: A PLA Test Pattern Generation Tool , 1985, DAC 1985.

[12]  Melvin A. Breuer,et al.  Automatic Design for Testability Via Testability Measures , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Melvin A. Breuer,et al.  A Knowledge Based System for Selecting a Test Methodology for a PLA , 1985, DAC 1985.

[14]  B. Koenemann,et al.  Built-in logic block observation techniques , 1979 .

[15]  Hsi Ching Shih,et al.  TESTING OF MOS VLSI CIRCUITS. , 1985 .

[16]  Kozo Kinoshita,et al.  A Design of Programmable Logic Arrays with Universal Tests , 1981, IEEE Transactions on Computers.

[17]  Edward P. Stabler,et al.  Computer Aided Design (CAD) Using Logic Programming , 1984, 21st Design Automation Conference Proceedings.

[18]  James B. Angell,et al.  Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic , 1973, IEEE Transactions on Computers.

[19]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[20]  Alexander Albicki,et al.  Simulation-Free Estimation of Speed Degradation in NMOS Self-Testing Circuits for CAD Applications , 1985, DAC 1985.

[21]  Jacob A. Abraham,et al.  High level hierarchical fault simulation techniques , 1985, CSC '85.