Performance analysis of multiprocessor DSPs: a stream-oriented component model

This article introduces a composable component model that can be used for performance analysis of complex digital signal processing (DSP) systems consisting of several computation resources communicating via some shared media. It reviews different methods of analyzing the performance of such communication-centric systems, including simulation, trace-based simulation, and symbolic methods. Finally, a component model that can be used to formally state the relationship between the usage and the processing capabilities of different computation and communication resources is established.

[1]  Lothar Thiele,et al.  Performance evaluation of network processor architectures: combining simulation with analytical estimation , 2003, Comput. Networks.

[2]  Edward A. Lee,et al.  Dataflow process networks , 1995, Proc. IEEE.

[3]  Christoph Lindemann,et al.  Performance Modelling with Deterministic and Stochastic Petri Nets , 1998, PERV.

[4]  Shuvra S. Bhattacharyya,et al.  Embedded Multiprocessors: Scheduling and Synchronization , 2000 .

[5]  Lothar Thiele,et al.  A framework for evaluating design tradeoffs in packet processing architectures , 2002, DAC '02.

[6]  Sujit Dey,et al.  Evaluation of the traffic-performance characteristics of system-on-chip communication architectures , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.

[7]  Jürgen Teich,et al.  SPI - a system model for heterogeneously specified embedded systems , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Lothar Thiele,et al.  Embedded Software in Network Processors - Models and Algorithms , 2001, EMSOFT.

[9]  Lothar Thiele,et al.  A general framework for analysing system properties in platform-based embedded system designs , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[10]  Paul J. Fortier,et al.  Computer Systems Performance Evaluation and Prediction , 2003 .

[11]  Tilman Wolf,et al.  Performance models for network processor design , 2006, IEEE Transactions on Parallel and Distributed Systems.

[12]  Lothar Thiele,et al.  Quantitative Characterization of Event Streams in Analysis of Hard Real-Time Applications , 2004, Proceedings. RTAS 2004. 10th IEEE Real-Time and Embedded Technology and Applications Symposium, 2004..

[13]  Tilman Wolf,et al.  A Network Processor Performance and Design Model with Benchmark Parameterization , 2003 .

[14]  Edward A. Lee,et al.  Overview of the Ptolemy project , 2001 .

[15]  Petru Eles,et al.  Holistic scheduling and analysis of mixed time/event-triggered distributed embedded systems , 2002, Proceedings of the Tenth International Symposium on Hardware/Software Codesign. CODES 2002 (IEEE Cat. No.02TH8627).

[16]  L. Thiele,et al.  Abstracting functionality for modular performance analysis of hard real-time systems , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[17]  Jianwen Zhu,et al.  Specification and Design of Embedded Systems , 1998, Informationstechnik Tech. Inform..

[18]  Rolf Ernst,et al.  A Formal Approach to MpSoC Performance Verification , 2003, Computer.

[19]  Insup Lee,et al.  Periodic resource model for compositional real-time guarantees , 2003, RTSS 2003. 24th IEEE Real-Time Systems Symposium, 2003.

[20]  Jean-Yves Le Boudec,et al.  Network Calculus: A Theory of Deterministic Queuing Systems for the Internet , 2001 .

[21]  Anant Agarwal,et al.  Performance Tradeoffs in Multithreaded Processors , 1992, IEEE Trans. Parallel Distributed Syst..