A Double-Issue Java Processor Design for Embedded Applications
暂无分享,去创建一个
Java applications for embedded systems are becoming popular today. CLDC/MIDP is the standard application platform for mobile phones while CDC/PBP is the emerging application platform for next generation digital TV set-top boxes. Although software-based Java virtual machines (VM) are prevalent, most of these VMs require a host processor running at much higher clock rate than 300MHz to reach reasonable performance. This is beyond the recommended specification of handsets and set-top boxes. In this paper, we have proposed a double-issue Java processor for embedded systems. The design is not tied to any host processors and can be used as an efficient binary execution engine for a full Java runtime environment implementation. When synthesized on a Virtex IV FPGA (4VFX12FF66-10), the RTL model can reach over 100MHz and consumes less than 22% resources of the device.
[1] M. Gschwind,et al. Javavm Implementation: Compilers versus Hardware , 1998 .
[2] Martin Schoeberl,et al. JOP: A Java Optimized Processor for Embedded Real-Time Systems , 2008 .
[3] A. Kim,et al. Designing a Java microprocessor core using FPGA technology , 2000 .
[4] Frank Yellin,et al. The Java Virtual Machine Specification , 1996 .