Hardware implementation issues of data prefetching

[1]  Norman P. Jouppi,et al.  Improving direct-mapped cache performance by the addition of a small fully-associative cache and pre , 1990, ISCA 1990.

[2]  Michel Dubois,et al.  Lockup-free Caches in High-Performance Multiprocessors , 1990, J. Parallel Distributed Comput..

[3]  Norman P. Jouppi.  Cache write policies and performance , 1993, ISCA '93.

[4]  Yvon Jégou,et al.  Speculative prefetching , 1993, ICS '93.

[5]  Steven Przybylski.  The performance impact of block sizes and fetch strategies , 1990, ISCA '90.

[6]  Alan Jay Smith,et al.  Cache Memories , 1982, CSUR.

[7]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[8]  Tien-Fu Chen,et al.  Data prefetching for high-performance processors , 1993 .

[9]  Janak H. Patel,et al.  Stride directed prefetching in scalar processors , 1992, MICRO 1992.

[10]  Anoop Gupta,et al.  Design and evaluation of a compiler algorithm for prefetching , 1992, ASPLOS V.

[11]  Alexander V. Veidenbaum,et al.  Compiler-directed data prefetching in multiprocessors with memory hierarchies , 1990 .

[12]  Jean-Loup Baer,et al.  An effective on-chip preloading scheme to reduce data access penalty , 1991, Proceedings of the 1991 ACM/IEEE Conference on Supercomputing (Supercomputing '91).

[13]  Ken Kennedy,et al.  Software prefetching , 1991, ASPLOS IV.

[14]  Anoop Gupta,et al.  Tolerating Latency Through Software-Controlled Prefetching in Shared-Memory Multiprocessors , 1991, J. Parallel Distributed Comput..

[15]  Ben J. Catanzaro,et al.  The SPARC Technical Papers , 1991, Sun Technical Reference Library.

[16]  Ivan Sklenár.  Prefetch unit for vector operations on scalar computers , 1992, CARN.

[17]  Henry M. Levy,et al.  An architecture for software-controlled data prefetching , 1991, ISCA '91.