I2C and HSTL IO Standard Based Low Power Thermal Aware Adder Design on 45nm FPGA
暂无分享,去创建一个
[1] Kevin Skadron,et al. A Case for Thermal-Aware Floorplanning at the Microarchitectural Level , 2005, J. Instr. Level Parallelism.
[2] Viktor K. Prasanna,et al. Energy-efficient signal processing using FPGAs , 2003, FPGA '03.
[3] Bishwajeet Pandey,et al. LVCMOS Based Thermal Aware Energy Efficient Vedic Multiplier Design on FPGA , 2014, 2014 International Conference on Computational Intelligence and Communication Networks.
[4] Mahmut T. Kandemir,et al. Designing a 3-D FPGA: Switch Box Architecture and Thermal Issues , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Sungmin Bae,et al. Thermal-aware reliability analysis for platform FPGAs , 2008, ICCAD 2008.
[6] B. Pandey,et al. Simulation of HSTL I/O standard based energy efficient frame buffer for digital image processor , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).
[7] Nick Paschalidis. A Remote I/O (RIO) Smart Sensor Analog-Digital Chip for Next Generation Spacecraft , 1998 .