Memory Power Modeling - A Novel Approach

Low power consumption is a key requirement in mobile and other embedded applications. Accurate power estimation during design phase is a key enabler for designing a power optimized SoC. Abstracting accurate power models for complex IPs such as embedded memories is a challenging task. At the same time, the complex modules have a large share in total power consumption of an IC. In this paper we analyze various challenges in accurately modeling power of embedded memories and propose a novel approach to model power within the framework of existing power analysis methodology.

[1]  Chien-Nan Jimmy Liu,et al.  Efficient power modelling approach of sequential circuits using recurrent neural networks , 2006 .

[2]  Paul E. Landman High-level power estimation , 1996, ISLPED.

[3]  Chien-Nan Jimmy Liu,et al.  An efficient power modeling approach for embedded memory using LIB format , 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..

[4]  Ahmed M. Eltawil,et al.  Fault Tolerant Approaches Targeting Ultra Low Power Communications System Design , 2007, 2007 IEEE 65th Vehicular Technology Conference - VTC2007-Spring.

[5]  Anand Raghunathan,et al.  Power monitors: a framework for system-level power estimation using heterogeneous power models , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[6]  Eike Schmidt,et al.  Automatic nonlinear memory power modelling , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[7]  Freeman Leigh Rawson MEMPOWER: A Simple Memory Power Analysis Tool Set , 2004 .