RECENT RESULTS USING MET-VIA TSV INTERPOSER TECHNOLOGY AS TMV ELEMENT IN WAFER LEVEL THROUGH MOLD VIA PACKAGING OF CMOS BIOSENSORS

This paper reports on the successful manufacture of metalized TSV interposer technology as a through molded via element in wafer level packaging of CMOS biosensors. The work has been executed by Silex Microsystems and Fraunhofer IZM, within the EUconsortium CAJAL4EU, where originally 29 partners were developing nanoelectronics-based biosensor technology platforms [1]. The finished metalized TSV interposers fabricated by Silex’s 8” line were electrically characterized before molding and showed low resistance (mean resistance 10.3mΩ/Via, with σ of 2.4) and a high yield of 99.6 %.The Chip in Polymer (CiP) Reconfigured wafers was fabricated by IZM. The TSV interposers and CMOS biosensor chips die were interconnected using a PCB based redistribution allowing low-cost heterogeneous integrated packaging and separation between the active biosensor with wet I/Os and the dry electrical connections. The finished assembled package with the bio-sensor were optically inspected by X-ray CT, X-ray, cross sectioning and SEM. Preliminary results indicates that the complete molded module has an electrical contact, from topbottom-top, with a resistance of 1-3Ω.

[1]  J. C. Eloy,et al.  Status of the MEMS industry , 2005, SPIE MOEMS-MEMS.

[2]  R. Hagen,et al.  Embedded Wafer Level Ball Grid Array (eWLB) , 2008, 2008 10th Electronics Packaging Technology Conference.

[3]  B. Keser,et al.  The Redistributed Chip Package: A Breakthrough for Advanced Packaging , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[4]  V. N. Sekhar,et al.  Low-Loss Broadband Package Platform With Surface Passivation and TSV for Wafer-Level Packaging of RF-MEMS Devices , 2013, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[5]  R. Zengerle,et al.  Integration of CMOS Biosensor into a Polymeric Lab-on-a-Chip System , 2013 .

[6]  J. Bauer,et al.  From wafer level to panel level mold embedding , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[7]  G. Stemme,et al.  Fabrication of high aspect ratio through silicon vias (TSVs) by magnetic assembly of nickel wires , 2011, 2011 IEEE 24th International Conference on Micro Electro Mechanical Systems.

[8]  Yonggang Jin,et al.  Next generation eWLB (embedded wafer level BGA) packaging , 2010, 2010 12th Electronics Packaging Technology Conference.

[9]  R. Aschenbrenner,et al.  Through mold via technology for multi-sensor stacking , 2012, 2012 IEEE 14th Electronics Packaging Technology Conference (EPTC).

[10]  J. Bauer,et al.  Through mold vias for stacking of mold embedded packages , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).