A configurable nonlinear operation unit for neural network accelerator

With the development of machine learning, neural network accelerators are widely used to speed up the calculation. Many of the accelerators are designed to be configurable so they can be widely used in different situations. Nonlinear operation is essential to a neural network with nonlinear fitting ability As there are a lot of optional nonlinear operations, a configurable nonlinear operation unit is necessary to a configurable neural network accelerator. This paper produced a configurable nonlinear operation unit used in neural network accelerators. It can realize different nonlinear operations by combining some basic operation units together. The connection mode among these basic units can be configured, so the nonlinear operation unit becomes very flexible. In addition, because of the re-use of these basic units, this circuit has an advantage of cell area and power consumption.

[1]  Jason Cong,et al.  Optimizing FPGA-based Accelerator Design for Deep Convolutional Neural Networks , 2015, FPGA.

[2]  Berin Martini,et al.  A 240 G-ops/s Mobile Coprocessor for Deep Neural Networks , 2014, 2014 IEEE Conference on Computer Vision and Pattern Recognition Workshops.

[3]  Luca Benini,et al.  YodaNN: An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[4]  Tsutomu Sasao,et al.  A deep convolutional neural network based on nested residue number system , 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL).

[5]  Xuegong Zhou,et al.  A high performance FPGA-based accelerator for large-scale convolutional neural networks , 2016, 2016 26th International Conference on Field Programmable Logic and Applications (FPL).

[6]  J.M. Ferrandez,et al.  Hardware acceleration on HPRC of a CNN-based algorithm for astronomical images reduction , 2010, 2010 12th International Workshop on Cellular Nanoscale Networks and their Applications (CNNA 2010).

[7]  Marco D. Santambrogio,et al.  Hardware Design Automation of Convolutional Neural Networks , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[8]  Yann LeCun,et al.  An FPGA-based stream processor for embedded real-time vision with Convolutional Networks , 2009, 2009 IEEE 12th International Conference on Computer Vision Workshops, ICCV Workshops.