Virtual fabrication using directed self-assembly for process optimization in a 14nm DRAM

For Directed Self-Assembly (DSA) to be deployed in advanced semiconductor technologies, it must reliably integrate into a full process flow. We present a methodology for using virtual fabrication software, including predictive DSA process models, to develop and analyze the replacement of SAQP patterning with LiNe chemoepitaxy on a 14nm DRAM process. To quantify the impact of this module replacement, we investigate a key process yield metric for DRAM: interface area between the capacitor contacts and transistor source/drain. Additionally, we demonstrate virtual fabrication of the DRAM cell’s hexagonally-packed capacitors patterned with an array of diblock copolymer cylinders in place of LE4 patterning.

[1]  G. Fredrickson,et al.  Microdomain Ordering in Laterally Confined Block Copolymer Thin Films , 2007 .

[2]  Takashi Taniguchi,et al.  Large-scale dynamics of directed self-assembly defects on chemically pre-patterned surface , 2013, Advanced Lithography.

[3]  Juan J. de Pablo,et al.  Interpolation in the Directed Assembly of Block Copolymers on Nanopatterned Substrates: Simulation and Experiments , 2010 .

[4]  G. Northrop,et al.  High performance 14nm SOI FinFET CMOS technology with 0.0174µm2 embedded DRAM and 15 levels of Cu metallization , 2014, 2014 IEEE International Electron Devices Meeting.

[5]  Shoji Mimotogi,et al.  Optimization of directed self-assembly hole shrink process with simplified model , 2014 .

[6]  Asen Asenov,et al.  Accurate Simulation of Transistor-Level Variability for the Purposes of TCAD-Based Device-Technology Cooptimization , 2015, IEEE Transactions on Electron Devices.

[7]  Hengpeng Wu,et al.  Patterning sub-25nm half-pitch hexagonal arrays of contact holes with chemo-epitaxial DSA guided by ArFi pre-patterns , 2015, Advanced Lithography.

[8]  Makoto Muramatsu,et al.  Simulation analysis of directed self-assembly for hole multiplication in guide pattern , 2014, Advanced Lithography.

[9]  Marco Pinna,et al.  Large scale simulation of block copolymers with cell dynamics , 2012 .

[10]  Chakrabarti,et al.  Scaling behavior of a model of block copolymers in three dimensions. , 1991, Physical review. A, Atomic, molecular, and optical physics.

[11]  Marcus Müller,et al.  Monte Carlo Simulations of a Coarse Grain Model for Block Copolymers and Nanocomposites , 2008 .

[12]  E. W. Edwards,et al.  Mechanism and kinetics of ordering in diblock copolymer thin films on chemically nanopatterned substrates , 2005 .

[13]  B. Jagannathan,et al.  22nm technology yield optimization using multivariate 3D virtual fabrication , 2013, 2013 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[14]  Oono,et al.  Cell dynamical system approach to block copolymers. , 1990, Physical review. A, Atomic, molecular, and optical physics.

[15]  Jian Qin,et al.  Evolutionary pattern design for copolymer directed self-assembly , 2013 .

[16]  Eungnak Han,et al.  Fabrication of Lithographically Defined Chemically Patterned Polymer Brushes and Mats , 2011 .

[17]  David M. Fried,et al.  Predicting LER and LWR in SAQP with 3D virtual fabrication , 2016, SPIE Advanced Lithography.

[18]  Paulina Rincon Delgadillo Origin of Defects in Directed Self-Assembly of Diblock Copolymers Using Feature Multiplication (Over het ontstaan van defecten bij patroon vermenigvuldiging door middel van Geleide Zelf-Assemblage van diblock copolymeren) , 2014 .

[19]  J. E. Hilliard,et al.  Free Energy of a Nonuniform System. I. Interfacial Free Energy , 1958 .

[20]  R. Ruiz,et al.  Density Multiplication and Improved Lithography by Directed Block Copolymer Assembly , 2008, Science.

[21]  Gregory Brown,et al.  Surface‐induced ordering in block copolymer melts , 1994 .

[22]  R. Patz,et al.  Predictive modeling of pattern-dependent etch effects in large-area fully-integrated 3D virtual fabrication , 2014, 2014 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[23]  S. Narasimha,et al.  22nm High-performance SOI technology featuring dual-embedded stressors, Epi-Plate High-K deep-trench embedded DRAM and self-aligned Via 15LM BEOL , 2012, 2012 International Electron Devices Meeting.

[24]  T. Schloesser,et al.  6F2 buried wordline DRAM cell for 40nm and beyond , 2008, 2008 IEEE International Electron Devices Meeting.