Increase in processor speeds and recent advancements in processor performance through developments such as multi-core processing and simultaneous multi-threading (SMT) have resulted in a need for faster processor interconnect technology. The Intel® QuickPath Interconnect (QPI) is a high-speed, packetized, point-to-point interconnect used in Intel's next generation of microprocessors. Compared to its predecessor front-side bus (FSB), it offers much higher bandwidth with low latency. In this paper, electrical design characteristics of a QPI interface are analyzed in a high-end rack or blade server application. Also, the electrical challenges faced in designing the QPI interface in a high-end server environment from a signal integrity perspective are discussed. Sensitivity analysis on various uncontrollable electrical parameters is performed to understand their impact on QPI interface.
[1]
N. Pham,et al.
Statistical signal integrity analysis and diagnosis methodology for high-speed systems
,
2004,
IEEE Transactions on Advanced Packaging.
[2]
A. Deutsch,et al.
Electrical characteristics of interconnections for high-performance systems
,
1998,
Proc. IEEE.
[3]
Howard W. Johnson,et al.
High Speed Signal Propagation: Advanced Black Magic
,
2003
.
[4]
Muzaffar Shaikh,et al.
Statistical design of experiments with engineering applications
,
2005
.
[5]
Dean V. Neubauer.
Statistical Design of Experiments With Engineering Applications
,
2008,
Technometrics.