Fast Decoupling Capacitor Budgeting for Power/Ground Network Using Random Walk Approach

This paper proposes a fast and practical decoupling capacitor (decap) budgeting algorithm to optimize the power ground (P/G) network design. The new method adopts a modified random walk process to partition the circuit. Then, by utilizing the isolation property of decaps, this new method avoids solving the large nonlinear programming problem in traditional decap optimization process. Also, this method integrates leakage currents optimization algorithm using a refined leakage model. Experimental results demonstrate that our proposed method achieves approximate a 10times speed up over the heuristic method based on sensitivity and only about 6% decap area deviation from the optimal budget using the programming method.

[1]  Yici Cai,et al.  VLSI on-chip power/ground network optimization considering decap leakage currents , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[2]  Sani R. Nassif,et al.  An algorithm for optimal decoupling capacitor sizing and placement for standard cell layouts , 2002, ISPD '02.

[3]  Yici Cai,et al.  A fast decoupling capacitor budgeting algorithm for robust on-chip power delivery , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[4]  Ernest S. Kuh,et al.  Power and ground network topology optimization for cell based VLSIs , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[5]  Charlie Chung-Ping Chen,et al.  HiPRIME: hierarchical and passivity preserved interconnect macromodeling engine for RLKC power delivery , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Yici Cai,et al.  Partitioning-based approach to fast on-chip decap budgeting and minimization , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[7]  Sani R. Nassif,et al.  Random walks in a supply network , 2003, DAC '03.

[8]  B. Beker,et al.  Modeling of power distribution systems for high-performance microprocessors , 1999 .

[9]  Peter G. Doyle,et al.  Random Walks and Electric Networks: REFERENCES , 1987 .

[10]  Yici Cai,et al.  In-depth Experimental Study of Power Grid Network Analysis Using Random Walks Algorithm , 2006, 2006 International Conference on Communications, Circuits and Systems.

[11]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[12]  Rajendran Panda,et al.  Hierarchical analysis of power distribution networks , 2000, DAC.