Architectural approaches for video compression

An overview on architectures for implementations of current video compression schemes is given. Dedicated as well as programmable approaches are discussed. Examples for dedicated function-specific implementations include architectures for DCT and block matching. For programmable video signal processors, a number of architectural measures to increase video compression performance are reviewed. Actual implementations of video compression schemes typically employ a variety of different architectural approaches. The detailed mix of approaches depends on the targeted application spectrum.

[1]  Francis Jutand,et al.  A one chip VLSI for real time two-dimensional discrete cosine transform , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[2]  Itu-T.  Video coding for low bitrate communication , 1996 .

[3]  Takashi Nakayama,et al.  Low-power multimedia RISC , 1995, IEEE Micro.

[4]  Thomas Sikora,et al.  The MPEG-4 video standard verification model , 1997, IEEE Trans. Circuits Syst. Video Technol..

[5]  Ming-Ting Sun.  Design of High-Throughput Entropy Codec , 1993 .

[6]  Wanda Gass.  Architecture trends of MPEG decoders for set-top box , 1997, Electronic Imaging.

[7]  K.J. O'Connor,et al.  Design issues for very-long-instruction-word VLSI video signal processors , 1996, VLSI Signal Processing, IX.

[8]  Yutaka Yokoyama,et al.  An MPEG-2 encoder architecture based on a single-chip dedicated LSI with a control MPU , 1997, 1997 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[9]  Marc Tremblay,et al.  VIS speeds new media processing , 1996, IEEE Micro.

[10]  Uri C. Weiser,et al.  MMX technology extension to the Intel architecture , 1996, IEEE Micro.

[11]  Ruby B. Lee,et al.  Algorithmic and architectural enhancements for real-time MPEG-1 decoding on a general purpose RISC workstation , 1995, IEEE Trans. Circuits Syst. Video Technol..

[12]  M.J. Flynn,et al.  Improving performance for software MPEG players , 1996, COMPCON '96. Technologies for the Information Superhighway Digest of Papers.

[13]  M. Liou,et al.  A concurrent architecture for VLSI implementation of discrete cosine transform , 1987, IEEE Transactions on Circuits and Systems.

[14]  Gert Slavenburg,et al.  An architectural overview of the programmable multimedia processor, TM-1 , 1996, COMPCON '96. Technologies for the Information Superhighway Digest of Papers.

[15]  Luc De Vos,et al.  VLSI architectures for the hierarchical block-matching algorithm for HDTV applications , 1990, VCIP.

[16]  Peter Pirsch,et al.  VLSI architectures for video compression-a survey , 1995, Proc. IEEE.

[17]  F. Jutand,et al.  7 - Orthogonal Transforms , 1993 .