论文信息 - A 40nm CMOS, 1.27nJ, 330mV, 600kHz, Bose Chaudhuri Hocquenghem 252 bits frame decoder

A 40nm CMOS, 1.27nJ, 330mV, 600kHz, Bose Chaudhuri Hocquenghem 252 bits frame decoder

Following the will to answer to the energy constrained applications requirements, an Ultra-Low Voltage (ULV) 40nm Bose-Chaudhuri-Hocquenghem (BCH) error-correcting circuit is presented. Mapped on a ULV specific standard cells library, the circuit was designed following standard industrial implementation and verification flows. The BCH circuit runs at 0.330V, 600kHz frequency and needs 1.27nJ to decode a 252bits frame. With 14% of extra power compared to typical process, applying forward bias enables to compensate temperature and skewed process effects, regaining 150mV minimum operating voltage.

[1] Chingwei Yeh,et al. A 230mV-to-500mV 375KHz-to-16MHz 32b RISC Core in 0.18μm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2] Pascal Urard,et al. Based on 64800b LDPC and BCH Codes , 2005 .

[3] A. Chandrakasan,et al. A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[4] Gilles Sicard,et al. A 45nm CMOS 0.35v-optimized standard cell library for ultra-low power applications , 2009, ISLPED.

[5] Saibal Mukhopadhyay,et al. Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[6] Myeong-Eun Hwang,et al. A 85mV 40nW Process-Tolerant Subthreshold 8×8 FIR Filter in 130nm Technology , 2007, 2007 IEEE Symposium on VLSI Circuits.

[7] Dwijendra K. Ray-Chaudhuri,et al. Binary mixture flow with free energy lattice Boltzmann methods , 2022, arXiv.org.