论文信息 - A novel flash memory cell and design optimization for high density and low power application

A novel flash memory cell and design optimization for high density and low power application

A novel flash memory cell based on Tunneling Field Effect Transistor (TFET) is investigated via 2-D device simulation in this paper. The proposed flash memory cell shows improved program/erase speed, increased programming efficiency and super punch-through immunity as the cell gate length scaled from 180nm to 45nm, which indicates that this new structure is with strong scalability. Furthermore, cell design consideration i.e. ambipolar suppression for the TFET-based flash cell are also investigated and discussed.

[1] M. Lundstrom,et al. Performance Comparison Between p-i-n Tunneling Transistors and Conventional MOSFETs , 2008, IEEE Transactions on Electron Devices.

[2] YunSeung Shin,et al. Non-volatile memory technologies for beyond 2010 , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[3] Kinam Kim,et al. Memory technologies in the nano-era : challenges and opportunities , 2005, ICICDT 2005.

[4] M. Ishikawa,et al. One-dimensional writing model of n-channel floating gate ionization-injection MOS (FIMOS) , 1981, IEEE Transactions on Electron Devices.

[5] Yu Tang,et al. A Novel High Programming Efficiency and Highly Scalable Flash Memory Cell Based on Tunneling FET (TFET) , 2011 .