Event-overlapping processing in current waveform simulation

In real circuits, the internal signals are in general slightly misaligned and may give rise to glitches and superposition transitions. No matter how large its amplitude is, a glitch may draw significant amounts of currents. Proper glitch processing could improve the accuracy of the current waveform simulator.

[1]  Yan-Chyuan Shiau,et al.  Time domain current waveform simulation of CMOS circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[2]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[3]  Wu-Shiung Feng,et al.  An accurate time-domain current waveform simulator for VLSI circuits , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[4]  Luca Benini,et al.  Gate-level power and current simulation of CMOS integrated circuits , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Thomas H. Krodel.  Power play-fast dynamic power estimation based on logic simulation , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.