Power delay product optimized hybrid full adder circuits

Data processing performed by adder circuits need to achieve low delay and low power at the same time while maintaining low cost, due to the steep growth in mobile computation devices. Recently proposed 1-bit full adder design that hybridizes transmission gates (TG) and standard CMOS offers significant PDP improvement. Two full adder implementations are presented in this paper which further optimizes the previously presented circuits: First (CKT1) deploys GDI-cell based XNOR module to decrease PDP, while the second circuit (CKT2) reduces the worst case delay with equivalent PDP. Simulation results indicate the proposed CKT1 has 4.8% and 2.5% reduced PDP for realistic cascade and FO4 loads respectively, with 16% improved cost compared to literature. CKT2 maintains comparable PDP with 11.3% and 2% improved delay for realistic cascade and FO4 loads respectively.

[1]  M. Nagamatsu,et al.  A 10 ns 54*54 b parallel structured full array multiplier with 0.5 mu m CMOS technology , 1991 .

[2]  G. Goto,et al.  A 54*54-b regularly structured tree multiplier , 1992 .

[3]  Ali Muhtaroglu,et al.  Power-delay analysis of an ABACUS parallel integer multiplier VLSI implementation , 2015, 5th International Conference on Energy Aware Computing Systems & Applications.

[4]  Doris Schmitt-Landsiedel,et al.  Optimization of high-speed CMOS logic circuits with analytical models for signal delay, chip area, and dynamic power dissipation , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Israel A. Wagner,et al.  Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Sied Mehdi Fakhraie,et al.  A 16-Bit Barrel-Shifter Implemented in Data-Driven Dynamic Logic ($D ^3 L$) , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Bang-Sup Song,et al.  A carry-free 54b/spl times/54b multiplier using equivalent bit conversion algorithm , 2001 .

[8]  Farshad Moradi,et al.  Ultra low power full adder topologies , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[9]  Mónico Linares Aranda,et al.  CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[11]  K. Mashiko,et al.  An 8.8-ns 54/spl times/54-bit multiplier with high speed redundant binary architecture , 1996 .

[12]  David Li,et al.  Constant Delay Logic Style , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Yukihito Oowaki,et al.  A sub-10-ns 16/spl times/16 multiplier using 0.6-/spl mu/m CMOS technology , 1987 .

[14]  P. Asbeck,et al.  A high-speed LSI GaAs 8x8 bit parallel multiplier , 1982, IEEE Journal of Solid-State Circuits.

[15]  G. De Micheli,et al.  Circuit and architecture trade-offs for high-speed multiplication , 1991 .

[16]  Nelson G. Durdle,et al.  Interactive rendering of volumetric data sets , 1994, Comput. Graph..

[17]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[18]  Chip-Hong Chang,et al.  A novel hybrid pass logic with static CMOS output drive full-adder cell , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[19]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[21]  A. D. Lopez,et al.  A 6.75 ns 16*16 bit multiplier in single-level-metal CMOS technology , 1989 .

[22]  Stylianos D. Pezaris.  A 40-ns 17-Bit by 17-Bit Array Multiplier , 1971, IEEE Transactions on Computers.

[23]  Massimo Alioto,et al.  Power-delay optimization of D-latch/MUX source coupled logic gates: Research Articles , 2005 .

[24]  Vinay Kumar,et al.  Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Haomin Wu,et al.  A new design of the CMOS full adder , 1992 .

[26]  Chip-Hong Chang,et al.  A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits , 2005 .

[27]  Jalil Fadavi-Ardekani,et al.  M*N Booth encoded multiplier generator using optimized Wallace trees , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[28]  Yingtao Jiang,et al.  Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .