A Visual Inspection System for Rail Detection & Tracking in Real Time Railway Maintenance

Rail inspection is an essential task in railway maintenance and is periodically needed. Inspection is manually operated by trained human operator walking along the track searching for visual anomalies. This monitoring is unaccept- able for slowness and lack of objectivity. This paper deals with a patented Visual Inspection System for Railway mainte- nance, devoted to different tasks. Here, its Rail Detection & Tracking Block (RD&TB) is presented. RD&TB detects and tracks, into the acquired video sequence the rail head, by this way, notably reducing the area to be analyzed and inspected by other modules of VISyR. Thanks to its hardware implementation, RD&TB performs its task in 5.71 μs with an accuracy of 98.5%, allowing an on-the-fly analysis of a video sequence acquired up at 190 km/h. RD&TB is highly flexible and configurable, since it is based on classifiers that can be easily reconfigured in function of different type of rails.

[1]  Ryszard Szplet,et al.  Interpolating time counter with 100 ps resolution on a single FPGA device , 2000, IEEE Trans. Instrum. Meas..

[2]  H. Simmler,et al.  Pattern recognition algorithms on FPGAs and CPUs for the ATLAS LVL2 trigger , 1999, 1999 IEEE Conference on Real-Time Computer Applications in Nuclear Particle and Plasma Physics. 11th IEEE NPSS Real Time Conference. Conference Record (Cat. No.99EX295).

[3]  Nicola Ancona,et al.  Filter-based feature selection for rail defect detection , 2004, Machine Vision and Applications.

[4]  Shaogang Gong,et al.  Dynamic Vision - From Images to Face Recognition , 2000 .

[5]  Ettore Stella,et al.  A Real-Time Visual Inspection System for Railway Maintenance: Automatic Hexagonal-Headed Bolts Detection , 2007, IEEE Transactions on Systems, Man, and Cybernetics, Part C (Applications and Reviews).

[6]  Anil K. Jain,et al.  Statistical Pattern Recognition: A Review , 2000, IEEE Trans. Pattern Anal. Mach. Intell..

[7]  Francisco Rodríguez-Henríquez,et al.  4.2 Gbit/s single-chip FPGA implementation of AES algorithm , 2003 .

[8]  Thomas K. Lewellen,et al.  Simplified FPGA-based data acquisition system for PET , 2002 .

[9]  Marco Lanuzza,et al.  Variable precision arithmetic circuits for FPGA-based multimedia processors , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Heekuck Oh,et al.  Neural Networks for Pattern Recognition , 1993, Adv. Comput..

[11]  Bruce A. Draper,et al.  Accelerated image processing on FPGAs , 2003, IEEE Trans. Image Process..