FPGA interconnection networks with capacitive boosting in strong and weak inversion

Designers of Field-Programmable Gate Arrays (FPGAs) are always striving to improve the speed of their designs. The propagation delay of FPGA interconnection networks is a major challenge and continues to grow with newer technologies. FPGAs interconnection networks are implemented using NMOS pass transistor based multiplexers followed by buffers. The threshold voltage drop across an NMOS device degrades the high logic value, and results in unbalanced rising and falling edges, static power consumption due to the crowbar currents, and reduced noise margins. In this work, circuit design techniques to construct interconnection circuit with capacitive boosting are proposed. By using capacitive boosting in FPGAs interconnection networks, the signal transitions are accelerated and the crowbar currents of downstream buffers are reduced. In addition, buffers can be non-skewed or slightly skewed to improve noise immunity of the interconnection network. Results indicate that by using the presented circuit design technique, the propagation delay can be reduced by at least 10% versus prior art at the expense of a slight increase in silicon area. In addition, in a bid to reduce power consumption in reconfigurable arrays, operation in weak inversion region has been suggested. Current programmable interconnections cannot be directly used in this region due to a very poor propagation delay and sensitivity to Process-Voltage-Temperature (PVT) variations. This work also

[1]  Michael McGuire,et al.  Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays , 2007, 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007).

[2]  Bo Fu,et al.  Leakage Power Minimization of Nanoscale CMOS Circuits via Non-Critical Path Transistor Sizing , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[3]  Kaushik Roy,et al.  Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Jason Helge Anderson,et al.  Low-power programmable routing circuitry for FPGAs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[5]  S. D. Pable,et al.  High speed interconnect through device optimization for subthreshold FPGA , 2011, Microelectron. J..

[6]  Jan M. Rabaey,et al.  Low-Energy FPGAs - Architecture and Design , 2001 .

[7]  A.P. Chandrakasan,et al.  A 256 kb 65 nm 8T Subthreshold SRAM Employing Sense-Amplifier Redundancy , 2008, IEEE Journal of Solid-State Circuits.

[8]  Sven Mattisson,et al.  Hot Clock nMOS , 1985 .

[9]  Jiajing Wang,et al.  Analyzing and modeling process balance for sub-threshold circuit design , 2007, GLSVLSI '07.

[10]  Benton H. Calhoun,et al.  A sub-threshold FPGA with low-swing dual-VDD interconnect in 90nm CMOS , 2010, IEEE Custom Integrated Circuits Conference 2010.

[11]  Jonathan Rose,et al.  Area and delay trade-offs in the circuit and architecture design of FPGAs , 2008, FPGA '08.

[12]  K. Roy,et al.  A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM , 2007, IEEE Journal of Solid-State Circuits.

[13]  RoyKaushik,et al.  Robust subthreshold logic for ultra-low power operation , 2001 .

[14]  Ashok V. Krishnamoorthy,et al.  Design of interconnection networks for programmable optoelectronic multiprocessor technology , 1990 .

[15]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[16]  Anthony J. Yu,et al.  Directional and single-driver wires in FPGA interconnect , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[17]  César A. Piña Evolution of the MOSIS VLSI educational program , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[18]  Chih-Sheng Chang,et al.  Advanced CMOS technology portfolio for RF IC applications , 2005, IEEE Transactions on Electron Devices.

[19]  SylvesterDennis,et al.  High performance level conversion for dual VDD design , 2004 .

[20]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[21]  A. A. Mutlu,et al.  A method to comprehend the impact of interconnect coupling effects on gate oxide reliability , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[22]  A.P. Chandrakasan,et al.  Nanometer MOSFET Variation in Minimum Energy Subthreshold Circuits , 2008, IEEE Transactions on Electron Devices.

[23]  Koji Fujii,et al.  A Sub-1 V Bootstrap Pass-Transistor Logic , 2003 .

[24]  Steven J. E. Wilton,et al.  A detailed power model for field-programmable gate arrays , 2005, TODE.

[25]  Kiyoo Itoh,et al.  Sub-1-V swing internal bus architecture for future low-power ULSIs , 1993 .

[26]  Philip Heng Wai Leong,et al.  A detailed delay path model for FPGAs , 2009, 2009 International Conference on Field-Programmable Technology.

[27]  Anantha Chandrakasan,et al.  Variation-Driven Device Sizing for Minimum Energy Sub-threshold Circuits , 2006, ISLPED'06 Proceedings of the 2006 International Symposium on Low Power Electronics and Design.

[28]  Jonathan Rose,et al.  Exploring Area and Delay Tradeoffs in FPGAs With Architecture and Automated Transistor Design , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[29]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[30]  K.T. Christensen Design and characterization of vertical mesh capacitors in standard CMOS , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[31]  Rong Luo,et al.  A capacitive boosted buffer technique for high-speed process-variation-tolerant interconnect in UDVS application , 2008, 2008 Asia and South Pacific Design Automation Conference.

[32]  Benton H. Calhoun,et al.  Flexible Circuits and Architectures for Ultralow Power , 2010, Proceedings of the IEEE.

[33]  Kenneth B. Kent,et al.  VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2011, TRETS.

[34]  Anantha Chandrakasan,et al.  Sub-threshold Design for Ultra Low-Power Systems , 2006, Series on Integrated Circuits and Systems.

[35]  Tim Tuan,et al.  Active leakage power optimization for FPGAs , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[36]  Fatemeh Eslami,et al.  Capacitive Boosting for FPGA Interconnection Networks , 2011, 2011 21st International Conference on Field Programmable Logic and Applications.

[37]  Akira Tada,et al.  Boosted Voltage Scheme with Active Body-Biasing Control on PD-SOI for Ultra Low Voltage Operation , 2007, IEICE Trans. Electron..

[38]  Jie Gu,et al.  A High-Speed Variation-Tolerant Interconnect Technique for Sub-Threshold Circuits Using Capacitive Boosting , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[39]  André DeHon,et al.  Reconfigurable architectures for general-purpose computing , 1996 .

[40]  Guy Lemieux,et al.  Design of interconnection networks for programmable logic , 2003 .

[41]  J. Koomen,et al.  A MOST invertor with improved switching speed , 1972 .

[42]  Md. Sajjad Rahaman,et al.  Interconnect technique for sub-threshold circuits using negative capacitance effect , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[43]  Shahriar Mirabbasi,et al.  Interconnect Driver Design for Long Wires in Field-Programmable Gate Arrays , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[44]  Kimberly Ryan,et al.  Cadence Design Systems Inc. , 1993 .

[45]  Guy Lemieux,et al.  Circuit design of routing switches , 2002, FPGA '02.

[46]  Ali Hajimiri,et al.  Capacity limits and matching properties of integrated capacitors , 2002, IEEE J. Solid State Circuits.

[47]  Thomas A. DeMassa,et al.  Digital Integrated Circuits , 1985, 1985 IEEE GaAs IC Symposium Technical Digest.

[48]  Jonathan Rose,et al.  Mixing buffers and pass transistors in FPGA routing architectures , 2001, FPGA '01.