A 0.5 V area-efficient transformer folded-cascode low-noise amplifier in 90 nm CMOS

We present a low-voltage transformer folded- cascode CMOS low-noise amplifier (LNA). We reduce the chip area of the LNA by coupling an internal inductor and load inductor, and show the effects of the coupling on the LNA by using analytical expressions. The LNA, implemented with 90-nm digital CMOS technology, occupies 0.21 mm2 and achieves S11 < -10 dB, NF = 2.7 dB, and S21 = 16.8 dB at 4.7 GHz with a power consumption of 1.0 mW from a 0.5 V supply. The proposed LNA can replace the conventional folded-cascode LNA.

[1]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[2]  J.R. Long,et al.  Monolithic transformers for silicon RF IC design , 2000, IEEE Journal of Solid-State Circuits.

[3]  Liang-Hung Lu,et al.  A CMOS 5-GHz micro-power LNA , 2005, 2005 IEEE Radio Frequency integrated Circuits (RFIC) Symposium - Digest of Papers.

[4]  P. Wambacq,et al.  Low-power 5 GHz LNA and VCO in 90 nm RF CMOS , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[5]  Toshimasa Matsuoka,et al.  Analytical Expression Based Design of a Low-Voltage FD-SOI CMOS Low-Noise Amplifier , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[6]  Mourad N. El-Gamal,et al.  Gain and frequency controllable sub-1 V 5.8 GHz CMOS LNA , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[7]  K. Taniguchi,et al.  A 1.0 V, 2.5 mW, transformer noise-canceling UWB CMOS LNA , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[8]  Ru Huang,et al.  A 0.4-V Low Noise Amplifier Using Forward Body Bias Technology for 5 GHz Application , 2007, IEEE Microwave and Wireless Components Letters.