METASTABILITY DETERMINES THE NOISE IN FAST AND ACCURATE A / D CONVERTERS

We have investigated metastability errors in algorithmic A/D converters. When the input signal is inside a window, V M, a metastability errors appear as a spike in the output code. These errors looks like white noise in the frequency domain, and can therefore be compared with the quantization noise. For an n-bit ADC, the probability of a metastability error in bit j is pMj = VM · 2 (n-j), error amplitude is AMj = 2 (j-2), and power contribution from these errors is P = VM ·2 (n-4)·(2(n+1) 2). For a metastability noise less than the quantization noise the relation VM < VQ/(2 (n-1)⋅3), where VQ is the quantization step, has to be fulfilled. The metastability problem determines the speed and gain requirements on the comparator. The relations are validated with measurements and simulations of an SA-ADC. A method for detecting and correcting these errors is indicated.

[1]  Hendrikus J. M. Veendrick,et al.  The behaviour of flip-flops used as synchronizers and prediction of their failure rate , 1980 .

[2]  M.P.V. Kolluri.  A 12 b 500 ns subranging ADC , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[3]  Eric A. Vittoz,et al.  Low-power design: ways to approach the limits , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[4]  Takayasu Sakurai.  Optimization of CMOS arbiter and synchronizer circuits with submicrometer MOSFETs , 1988 .

[5]  C.L. Portmann,et al.  Power-efficient metastability error reduction in CMOS flash A/D converters , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[6]  Ivor Catt,et al.  Time Loss Through Gating of Asynchronous Logic Signal Pulses , 1966, IEEE Trans. Electron. Comput..

[7]  J.-E. Eklund,et al.  A multiple sampling, single A/D conversion technique for I/Q demodulation in CMOS , 1996, IEEE J. Solid State Circuits.

[8]  C. Svensson,et al.  A 10-bit 5-MS/s successive approximation ADC cell used in a 70-MS/s ADC array in 1.2-μm CMOS , 1994, IEEE J. Solid State Circuits.